1. 04 10月, 2011 8 次提交
  2. 26 9月, 2011 1 次提交
  3. 21 9月, 2011 2 次提交
  4. 16 9月, 2011 4 次提交
  5. 24 8月, 2011 1 次提交
  6. 22 8月, 2011 1 次提交
  7. 19 8月, 2011 2 次提交
  8. 21 7月, 2011 4 次提交
  9. 20 7月, 2011 3 次提交
  10. 08 7月, 2011 1 次提交
    • S
      genirq: replace irq_gc_ack() with {set,clr}_bit variants (fwd) · 659fb32d
      Simon Guinot 提交于
      This fixes a regression introduced by e59347a1 "arm: orion:
      Use generic irq chip".
      
      Depending on the device, interrupts acknowledgement is done by setting
      or by clearing a dedicated register. Replace irq_gc_ack() with some
      {set,clr}_bit variants allows to handle both cases.
      
      Note that this patch affects the following SoCs: Davinci, Samsung and
      Orion. Except for this last, the change is minor: irq_gc_ack() is just
      renamed into irq_gc_ack_set_bit().
      
      For the Orion SoCs, the edge GPIO interrupts support is currently
      broken. irq_gc_ack() try to acknowledge a such interrupt by setting
      the corresponding cause register bit. The Orion GPIO device expect the
      opposite. To fix this issue, the irq_gc_ack_clr_bit() variant is used.
      
      Tested on Network Space v2.
      Reported-by: NJoey Oravec <joravec@drewtech.com>
      Signed-off-by: NSimon Guinot <sguinot@lacie.com>
      Signed-off-by: NArnd Bergmann <arnd@arndb.de>
      659fb32d
  11. 06 7月, 2011 1 次提交
  12. 10 6月, 2011 1 次提交
  13. 04 6月, 2011 1 次提交
  14. 02 6月, 2011 1 次提交
  15. 24 5月, 2011 1 次提交
  16. 12 5月, 2011 1 次提交
  17. 09 5月, 2011 2 次提交
  18. 25 4月, 2011 1 次提交
  19. 14 4月, 2011 3 次提交
  20. 31 3月, 2011 1 次提交