ARM: dts: NSP: modify second CPU address

NSP B0 has a different address for the second core.  Since there should
not be any Ax versions in the field, it should be safe to universally
change this.
Signed-off-by: NJon Mason <jonmason@broadcom.com>
Signed-off-by: NFlorian Fainelli <f.fainelli@gmail.com>

arch/arm/boot/dts/bcm-nsp.dtsi

@@ -57,7 +57,7 @@
 			compatible = "arm,cortex-a9";
 			next-level-cache = <&L2>;
 			enable-method = "brcm,bcm-nsp-smp";
-			secondary-boot-reg = <0xffff042c>;
+			secondary-boot-reg = <0xffff0fec>;
 			reg = <0x1>;
 		};
 	};