提交 b7a3768b 编写于 作者: T Thomas Petazzoni 提交者: Gregory CLEMENT

arm64: dts: marvell: add clocks for Armada AP806 XOR engines

The XORv2 engines in the AP side of the Armada 7K/8K SoCs are using the
AP MS core clock as input, so this commit adds the appropriate clocks
properties.
Signed-off-by: NThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Signed-off-by: NGregory CLEMENT <gregory.clement@free-electrons.com>
上级 08332893
...@@ -159,6 +159,7 @@ ...@@ -159,6 +159,7 @@
reg = <0x400000 0x1000>, reg = <0x400000 0x1000>,
<0x410000 0x1000>; <0x410000 0x1000>;
msi-parent = <&gic_v2m0>; msi-parent = <&gic_v2m0>;
clocks = <&ap_syscon 3>;
dma-coherent; dma-coherent;
}; };
...@@ -167,6 +168,7 @@ ...@@ -167,6 +168,7 @@
reg = <0x420000 0x1000>, reg = <0x420000 0x1000>,
<0x430000 0x1000>; <0x430000 0x1000>;
msi-parent = <&gic_v2m0>; msi-parent = <&gic_v2m0>;
clocks = <&ap_syscon 3>;
dma-coherent; dma-coherent;
}; };
...@@ -175,6 +177,7 @@ ...@@ -175,6 +177,7 @@
reg = <0x440000 0x1000>, reg = <0x440000 0x1000>,
<0x450000 0x1000>; <0x450000 0x1000>;
msi-parent = <&gic_v2m0>; msi-parent = <&gic_v2m0>;
clocks = <&ap_syscon 3>;
dma-coherent; dma-coherent;
}; };
...@@ -183,6 +186,7 @@ ...@@ -183,6 +186,7 @@
reg = <0x460000 0x1000>, reg = <0x460000 0x1000>,
<0x470000 0x1000>; <0x470000 0x1000>;
msi-parent = <&gic_v2m0>; msi-parent = <&gic_v2m0>;
clocks = <&ap_syscon 3>;
dma-coherent; dma-coherent;
}; };
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册