Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
大约 1 年 前同步成功

通知 158
Star 36
Fork 7
cloud-kernel
cloud-kernel

体验新版 GitCode，发现更多精彩内容 >>

提交 a05ce78f 编写于 作者: M Mythri P K 提交者： Tomi Valkeinen
浏览文件
操作

OMAPDSS: HDMI: update static timing table 

Add the vsync polarity, hsync polarity, interlace to hdmi_video_timings.
Remove the now duplicate structure hdmi_timings.
update the static table structure in HDMI with CEA/VESA code and mode.
Signed-off-by: NMythri P K <mythripk@ti.com>
Signed-off-by: NTomi Valkeinen <tomi.valkeinen@ti.com>
上级 aeec1a6c
隐藏空白更改
内联 并排
Showing with 63 addition and 67 deletion
drivers/video/omap2/dss/hdmi.c
浏览文件 @ a05ce78f
...@@ -88,42 +88,42 @@ static struct { ...@@ -88,42 +88,42 @@ static struct {
* map it to corresponding CEA or VESA index. * map it to corresponding CEA or VESA index.
*/ */
static const struct hdmi_timings cea_vesa_timings[OMAP_HDMI_TIMINGS_NB] = { static const struct hdmi_config cea_vesa_timings[OMAP_HDMI_TIMINGS_NB] = {
{ {640, 480, 25200, 96, 16, 48, 2, 10, 33} , 0 , 0}, { {640, 480, 25200, 96, 16, 48, 2, 10, 33, 0, 0, 0}, {1, HDMI_HDMI} },
{ {1280, 720, 74250, 40, 440, 220, 5, 5, 20}, 1, 1}, { {720, 480, 27027, 62, 16, 60, 6, 9, 30, 0, 0, 0}, {2, HDMI_HDMI} },
{ {1280, 720, 74250, 40, 110, 220, 5, 5, 20}, 1, 1}, { {1280, 720, 74250, 40, 110, 220, 5, 5, 20, 1, 1, 0}, {4, HDMI_HDMI} },
{ {720, 480, 27027, 62, 16, 60, 6, 9, 30}, 0, 0}, { {1920, 540, 74250, 44, 88, 148, 5, 2, 15, 1, 1, 1}, {5, HDMI_HDMI} },
{ {2880, 576, 108000, 256, 48, 272, 5, 5, 39}, 0, 0}, { {1440, 240, 27027, 124, 38, 114, 3, 4, 15, 0, 0, 1}, {6, HDMI_HDMI} },
{ {1440, 240, 27027, 124, 38, 114, 3, 4, 15}, 0, 0}, { {1920, 1080, 148500, 44, 88, 148, 5, 4, 36, 1, 1, 0}, {16, HDMI_HDMI} },
{ {1440, 288, 27000, 126, 24, 138, 3, 2, 19}, 0, 0}, { {720, 576, 27000, 64, 12, 68, 5, 5, 39, 0, 0, 0}, {17, HDMI_HDMI} },
{ {1920, 540, 74250, 44, 528, 148, 5, 2, 15}, 1, 1}, { {1280, 720, 74250, 40, 440, 220, 5, 5, 20, 1, 1, 0}, {19, HDMI_HDMI} },
{ {1920, 540, 74250, 44, 88, 148, 5, 2, 15}, 1, 1}, { {1920, 540, 74250, 44, 528, 148, 5, 2, 15, 1, 1, 1}, {20, HDMI_HDMI} },
{ {1920, 1080, 148500, 44, 88, 148, 5, 4, 36}, 1, 1}, { {1440, 288, 27000, 126, 24, 138, 3, 2, 19, 0, 0, 1}, {21, HDMI_HDMI} },
{ {720, 576, 27000, 64, 12, 68, 5, 5, 39}, 0, 0}, { {1440, 576, 54000, 128, 24, 136, 5, 5, 39, 0, 0, 0}, {29, HDMI_HDMI} },
{ {1440, 576, 54000, 128, 24, 136, 5, 5, 39}, 0, 0}, { {1920, 1080, 148500, 44, 528, 148, 5, 4, 36, 1, 1, 0}, {31, HDMI_HDMI} },
{ {1920, 1080, 148500, 44, 528, 148, 5, 4, 36}, 1, 1}, { {1920, 1080, 74250, 44, 638, 148, 5, 4, 36, 1, 1, 0}, {32, HDMI_HDMI} },
{ {2880, 480, 108108, 248, 64, 240, 6, 9, 30}, 0, 0}, { {2880, 480, 108108, 248, 64, 240, 6, 9, 30, 0, 0, 0}, {35, HDMI_HDMI} },
{ {1920, 1080, 74250, 44, 638, 148, 5, 4, 36}, 1, 1}, { {2880, 576, 108000, 256, 48, 272, 5, 5, 39, 0, 0, 0}, {37, HDMI_HDMI} },
/* VESA From Here */ /* VESA From Here */
{ {640, 480, 25175, 96, 16, 48, 2 , 11, 31}, 0, 0}, { {640, 480, 25175, 96, 16, 48, 2 , 11, 31, 0, 0, 0}, {4, HDMI_DVI} },
{ {800, 600, 40000, 128, 40, 88, 4 , 1, 23}, 1, 1}, { {800, 600, 40000, 128, 40, 88, 4 , 1, 23, 1, 1, 0}, {9, HDMI_DVI} },
{ {848, 480, 33750, 112, 16, 112, 8 , 6, 23}, 1, 1}, { {848, 480, 33750, 112, 16, 112, 8 , 6, 23, 1, 1, 0}, {0xE, HDMI_DVI} },
{ {1280, 768, 79500, 128, 64, 192, 7 , 3, 20}, 1, 0}, { {1280, 768, 79500, 128, 64, 192, 7 , 3, 20, 1, 0, 0}, {0x17, HDMI_DVI} },
{ {1280, 800, 83500, 128, 72, 200, 6 , 3, 22}, 1, 0}, { {1280, 800, 83500, 128, 72, 200, 6 , 3, 22, 1, 0, 0}, {0x1C, HDMI_DVI} },
{ {1360, 768, 85500, 112, 64, 256, 6 , 3, 18}, 1, 1}, { {1360, 768, 85500, 112, 64, 256, 6 , 3, 18, 1, 1, 0}, {0x27, HDMI_DVI} },
{ {1280, 960, 108000, 112, 96, 312, 3 , 1, 36}, 1, 1}, { {1280, 960, 108000, 112, 96, 312, 3 , 1, 36, 1, 1, 0}, {0x20, HDMI_DVI} },
{ {1280, 1024, 108000, 112, 48, 248, 3 , 1, 38}, 1, 1}, { {1280, 1024, 108000, 112, 48, 248, 3 , 1, 38, 1, 1, 0}, {0x23, HDMI_DVI} },
{ {1024, 768, 65000, 136, 24, 160, 6, 3, 29}, 0, 0}, { {1024, 768, 65000, 136, 24, 160, 6, 3, 29, 0, 0, 0}, {0x10, HDMI_DVI} },
{ {1400, 1050, 121750, 144, 88, 232, 4, 3, 32}, 1, 0}, { {1400, 1050, 121750, 144, 88, 232, 4, 3, 32, 1, 0, 0}, {0x2A, HDMI_DVI} },
{ {1440, 900, 106500, 152, 80, 232, 6, 3, 25}, 1, 0}, { {1440, 900, 106500, 152, 80, 232, 6, 3, 25, 1, 0, 0}, {0x2F, HDMI_DVI} },
{ {1680, 1050, 146250, 176 , 104, 280, 6, 3, 30}, 1, 0}, { {1680, 1050, 146250, 176 , 104, 280, 6, 3, 30, 1, 0, 0}, {0x3A, HDMI_DVI} },
{ {1366, 768, 85500, 143, 70, 213, 3, 3, 24}, 1, 1}, { {1366, 768, 85500, 143, 70, 213, 3, 3, 24, 1, 1, 0}, {0x51, HDMI_DVI} },
{ {1920, 1080, 148500, 44, 148, 80, 5, 4, 36}, 1, 1}, { {1920, 1080, 148500, 44, 148, 80, 5, 4, 36, 1, 1, 0}, {0x52, HDMI_DVI} },
{ {1280, 768, 68250, 32, 48, 80, 7, 3, 12}, 0, 1}, { {1280, 768, 68250, 32, 48, 80, 7, 3, 12, 0, 1, 0}, {0x16, HDMI_DVI} },
{ {1400, 1050, 101000, 32, 48, 80, 4, 3, 23}, 0, 1}, { {1400, 1050, 101000, 32, 48, 80, 4, 3, 23, 0, 1, 0}, {0x29, HDMI_DVI} },
{ {1680, 1050, 119000, 32, 48, 80, 6, 3, 21}, 0, 1}, { {1680, 1050, 119000, 32, 48, 80, 6, 3, 21, 0, 1, 0}, {0x39, HDMI_DVI} },
{ {1280, 800, 79500, 32, 48, 80, 6, 3, 14}, 0, 1}, { {1280, 800, 79500, 32, 48, 80, 6, 3, 14, 0, 1, 0}, {0x1B, HDMI_DVI} },
{ {1280, 720, 74250, 40, 110, 220, 5, 5, 20}, 1, 1} { {1280, 720, 74250, 40, 110, 220, 5, 5, 20, 1, 1, 0}, {0x55, HDMI_DVI} }
}; };
/* /*
...@@ -253,23 +253,23 @@ static struct hdmi_cm hdmi_get_code(struct omap_video_timings *timing) ...@@ -253,23 +253,23 @@ static struct hdmi_cm hdmi_get_code(struct omap_video_timings *timing)
static void update_hdmi_timings(struct hdmi_config *cfg, static void update_hdmi_timings(struct hdmi_config *cfg,
struct omap_video_timings *timings, int code) struct omap_video_timings *timings, int code)
{ {
cfg->timings.timings.x_res = timings->x_res; cfg->timings.x_res = timings->x_res;
cfg->timings.timings.y_res = timings->y_res; cfg->timings.y_res = timings->y_res;
cfg->timings.timings.hbp = timings->hbp; cfg->timings.hbp = timings->hbp;
cfg->timings.timings.hfp = timings->hfp; cfg->timings.hfp = timings->hfp;
cfg->timings.timings.hsw = timings->hsw; cfg->timings.hsw = timings->hsw;
cfg->timings.timings.vbp = timings->vbp; cfg->timings.vbp = timings->vbp;
cfg->timings.timings.vfp = timings->vfp; cfg->timings.vfp = timings->vfp;
cfg->timings.timings.vsw = timings->vsw; cfg->timings.vsw = timings->vsw;
cfg->timings.timings.pixel_clock = timings->pixel_clock; cfg->timings.pixel_clock = timings->pixel_clock;
cfg->timings.vsync_pol = cea_vesa_timings[code].vsync_pol; cfg->timings.vsync_pol = cea_vesa_timings[code].timings.vsync_pol;
cfg->timings.hsync_pol = cea_vesa_timings[code].hsync_pol; cfg->timings.hsync_pol = cea_vesa_timings[code].timings.hsync_pol;
} }
unsigned long hdmi_get_pixel_clock(void) unsigned long hdmi_get_pixel_clock(void)
{ {
/* HDMI Pixel Clock in Mhz */ /* HDMI Pixel Clock in Mhz */
return hdmi.ip_data.cfg.timings.timings.pixel_clock * 1000; return hdmi.ip_data.cfg.timings.pixel_clock * 1000;
} }
static void hdmi_compute_pll(struct omap_dss_device *dssdev, int phy, static void hdmi_compute_pll(struct omap_dss_device *dssdev, int phy,
......
drivers/video/omap2/dss/ti_hdmi.h
浏览文件 @ a05ce78f
...@@ -42,6 +42,7 @@ enum hdmi_clk_refsel { ...@@ -42,6 +42,7 @@ enum hdmi_clk_refsel {
HDMI_REFSEL_SYSCLK = 3 HDMI_REFSEL_SYSCLK = 3
}; };
/* HDMI timing structure */
struct hdmi_video_timings { struct hdmi_video_timings {
u16 x_res; u16 x_res;
u16 y_res; u16 y_res;
...@@ -53,13 +54,9 @@ struct hdmi_video_timings { ...@@ -53,13 +54,9 @@ struct hdmi_video_timings {
u16 vsw; u16 vsw;
u16 vfp; u16 vfp;
u16 vbp; u16 vbp;
}; bool vsync_pol;
bool hsync_pol;
/* HDMI timing structure */ bool interlace;
struct hdmi_timings {
struct hdmi_video_timings timings;
int vsync_pol;
int hsync_pol;
}; };
struct hdmi_cm { struct hdmi_cm {
...@@ -68,8 +65,7 @@ struct hdmi_cm { ...@@ -68,8 +65,7 @@ struct hdmi_cm {
}; };
struct hdmi_config { struct hdmi_config {
struct hdmi_timings timings; struct hdmi_video_timings timings;
u16 interlace;
struct hdmi_cm cm; struct hdmi_cm cm;
}; };
......
drivers/video/omap2/dss/ti_hdmi_4xxx_ip.c
浏览文件 @ a05ce78f
...@@ -656,15 +656,15 @@ static void hdmi_wp_video_init_format(struct hdmi_video_format *video_fmt, ...@@ -656,15 +656,15 @@ static void hdmi_wp_video_init_format(struct hdmi_video_format *video_fmt,
{ {
pr_debug("Enter hdmi_wp_video_init_format\n"); pr_debug("Enter hdmi_wp_video_init_format\n");
video_fmt->y_res = param->timings.timings.y_res; video_fmt->y_res = param->timings.y_res;
video_fmt->x_res = param->timings.timings.x_res; video_fmt->x_res = param->timings.x_res;
timings->hbp = param->timings.timings.hbp; timings->hbp = param->timings.hbp;
timings->hfp = param->timings.timings.hfp; timings->hfp = param->timings.hfp;
timings->hsw = param->timings.timings.hsw; timings->hsw = param->timings.hsw;
timings->vbp = param->timings.timings.vbp; timings->vbp = param->timings.vbp;
timings->vfp = param->timings.timings.vfp; timings->vfp = param->timings.vfp;
timings->vsw = param->timings.timings.vsw; timings->vsw = param->timings.vsw;
} }
static void hdmi_wp_video_config_format(struct hdmi_ip_data *ip_data, static void hdmi_wp_video_config_format(struct hdmi_ip_data *ip_data,
...@@ -688,7 +688,7 @@ static void hdmi_wp_video_config_interface(struct hdmi_ip_data *ip_data) ...@@ -688,7 +688,7 @@ static void hdmi_wp_video_config_interface(struct hdmi_ip_data *ip_data)
r = hdmi_read_reg(hdmi_wp_base(ip_data), HDMI_WP_VIDEO_CFG); r = hdmi_read_reg(hdmi_wp_base(ip_data), HDMI_WP_VIDEO_CFG);
r = FLD_MOD(r, ip_data->cfg.timings.vsync_pol, 7, 7); r = FLD_MOD(r, ip_data->cfg.timings.vsync_pol, 7, 7);
r = FLD_MOD(r, ip_data->cfg.timings.hsync_pol, 6, 6); r = FLD_MOD(r, ip_data->cfg.timings.hsync_pol, 6, 6);
r = FLD_MOD(r, ip_data->cfg.interlace, 3, 3); r = FLD_MOD(r, ip_data->cfg.timings.interlace, 3, 3);
r = FLD_MOD(r, 1, 1, 0); /* HDMI_TIMING_MASTER_24BIT */ r = FLD_MOD(r, 1, 1, 0); /* HDMI_TIMING_MASTER_24BIT */
hdmi_write_reg(hdmi_wp_base(ip_data), HDMI_WP_VIDEO_CFG, r); hdmi_write_reg(hdmi_wp_base(ip_data), HDMI_WP_VIDEO_CFG, r);
} }
......
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或