[MIPS] Only build r4k clocksource for systems that work ok with it.
In particular as-is it's not suited for multicore and mutiprocessors
systems where there is on guarantee that the counter are synchronized
or running from the same clock at all. This broke Sibyte and probably
others since the "[MIPS] Handle R4000/R4400 mfc0 from count register."
commit.
Signed-off-by: NRalf Baechle <ralf@linux-mips.org>
Showing
arch/mips/kernel/csrc-r4k.c
0 → 100644
arch/mips/kernel/smp-up.c
0 → 100644
想要评论请 注册 或 登录