提交 614dea31 编写于 作者: A Alex Deucher

drm/amdgpu: update IH IV ring entry for soc-15

Reflect the new format on soc-15 asics.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>
上级 be34d3bf
......@@ -93,11 +93,14 @@ struct amdgpu_ih_ring {
struct amdgpu_iv_entry {
unsigned client_id;
unsigned src_id;
unsigned src_data[AMDGPU_IH_SRC_DATA_MAX_SIZE_DW];
unsigned ring_id;
unsigned vm_id;
unsigned vm_id_src;
uint64_t timestamp;
unsigned timestamp_src;
unsigned pas_id;
unsigned pasid_src;
unsigned src_data[AMDGPU_IH_SRC_DATA_MAX_SIZE_DW];
const uint32_t *iv_entry;
};
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册