Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openanolis
cloud-kernel
提交
54aa38a8
cloud-kernel
项目概览
openanolis
/
cloud-kernel
1 年多 前同步成功
通知
160
Star
36
Fork
7
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
10
列表
看板
标记
里程碑
合并请求
2
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
cloud-kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
10
Issue
10
列表
看板
标记
里程碑
合并请求
2
合并请求
2
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
54aa38a8
编写于
4月 14, 2016
作者:
B
Ben Skeggs
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
drm/nouveau/gr/gm200: move some code into init_gpc_mmu() hook
Signed-off-by:
N
Ben Skeggs
<
bskeggs@redhat.com
>
上级
560e6da2
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
19 addition
and
9 deletion
+19
-9
drivers/gpu/drm/nouveau/nvkm/engine/gr/gm200.c
drivers/gpu/drm/nouveau/nvkm/engine/gr/gm200.c
+19
-9
未找到文件。
drivers/gpu/drm/nouveau/nvkm/engine/gr/gm200.c
浏览文件 @
54aa38a8
...
@@ -32,28 +32,37 @@
...
@@ -32,28 +32,37 @@
* PGRAPH engine/subdev functions
* PGRAPH engine/subdev functions
******************************************************************************/
******************************************************************************/
static
void
gm200_gr_init_gpc_mmu
(
struct
gf100_gr
*
gr
)
{
struct
nvkm_device
*
device
=
gr
->
base
.
engine
.
subdev
.
device
;
u32
tmp
;
tmp
=
nvkm_rd32
(
device
,
0x100c80
);
/*XXX: mask? */
nvkm_wr32
(
device
,
0x418880
,
0x00001000
|
(
tmp
&
0x00000fff
));
nvkm_wr32
(
device
,
0x418890
,
0x00000000
);
nvkm_wr32
(
device
,
0x418894
,
0x00000000
);
nvkm_wr32
(
device
,
0x4188b4
,
nvkm_rd32
(
device
,
0x100cc8
));
nvkm_wr32
(
device
,
0x4188b8
,
nvkm_rd32
(
device
,
0x100ccc
));
nvkm_wr32
(
device
,
0x4188b0
,
nvkm_rd32
(
device
,
0x100cc4
));
}
int
int
gm200_gr_init
(
struct
gf100_gr
*
gr
)
gm200_gr_init
(
struct
gf100_gr
*
gr
)
{
{
struct
nvkm_device
*
device
=
gr
->
base
.
engine
.
subdev
.
device
;
struct
nvkm_device
*
device
=
gr
->
base
.
engine
.
subdev
.
device
;
const
u32
magicgpc918
=
DIV_ROUND_UP
(
0x00800000
,
gr
->
tpc_total
);
const
u32
magicgpc918
=
DIV_ROUND_UP
(
0x00800000
,
gr
->
tpc_total
);
u32
data
[
TPC_MAX
/
8
]
=
{}
,
tmp
;
u32
data
[
TPC_MAX
/
8
]
=
{};
u8
tpcnr
[
GPC_MAX
];
u8
tpcnr
[
GPC_MAX
];
int
gpc
,
tpc
,
ppc
,
rop
;
int
gpc
,
tpc
,
ppc
,
rop
;
int
i
;
int
i
;
tmp
=
nvkm_rd32
(
device
,
0x100c80
);
/*XXX: mask? */
nvkm_wr32
(
device
,
0x418880
,
0x00001000
|
(
tmp
&
0x00000fff
));
nvkm_wr32
(
device
,
0x418890
,
0x00000000
);
nvkm_wr32
(
device
,
0x418894
,
0x00000000
);
nvkm_wr32
(
device
,
0x4188b4
,
nvkm_memory_addr
(
gr
->
unk4188b4
)
>>
8
);
nvkm_wr32
(
device
,
0x4188b8
,
nvkm_memory_addr
(
gr
->
unk4188b8
)
>>
8
);
nvkm_mask
(
device
,
0x4188b0
,
0x00040000
,
0x00040000
);
/*XXX: belongs in fb */
/*XXX: belongs in fb */
nvkm_wr32
(
device
,
0x100cc8
,
nvkm_memory_addr
(
gr
->
unk4188b4
)
>>
8
);
nvkm_wr32
(
device
,
0x100cc8
,
nvkm_memory_addr
(
gr
->
unk4188b4
)
>>
8
);
nvkm_wr32
(
device
,
0x100ccc
,
nvkm_memory_addr
(
gr
->
unk4188b8
)
>>
8
);
nvkm_wr32
(
device
,
0x100ccc
,
nvkm_memory_addr
(
gr
->
unk4188b8
)
>>
8
);
nvkm_mask
(
device
,
0x100cc4
,
0x00040000
,
0x00040000
);
nvkm_mask
(
device
,
0x100cc4
,
0x00040000
,
0x00040000
);
gr
->
func
->
init_gpc_mmu
(
gr
);
gf100_gr_mmio
(
gr
,
gr
->
fuc_sw_nonctx
);
gf100_gr_mmio
(
gr
,
gr
->
fuc_sw_nonctx
);
...
@@ -189,6 +198,7 @@ gm200_gr_new_(const struct gf100_gr_func *func, struct nvkm_device *device,
...
@@ -189,6 +198,7 @@ gm200_gr_new_(const struct gf100_gr_func *func, struct nvkm_device *device,
static
const
struct
gf100_gr_func
static
const
struct
gf100_gr_func
gm200_gr
=
{
gm200_gr
=
{
.
init
=
gm200_gr_init
,
.
init
=
gm200_gr_init
,
.
init_gpc_mmu
=
gm200_gr_init_gpc_mmu
,
.
rops
=
gf100_gr_rops
,
.
rops
=
gf100_gr_rops
,
.
ppc_nr
=
2
,
.
ppc_nr
=
2
,
.
grctx
=
&
gm200_grctx
,
.
grctx
=
&
gm200_grctx
,
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录