Documentation: clk: Fix a trivial typo in audss

Fixes a trivial typo.
Signed-off-by: NSachin Kamat <sachin.kamat@linaro.org>
Signed-off-by: NJiri Kosina <jkosina@suse.cz>

Documentation/devicetree/bindings/clock/clk-exynos-audss.txt

@@ -2,7 +2,7 @@
 
 The Samsung Audio Subsystem clock controller generates and supplies clocks
 to Audio Subsystem block available in the S5PV210 and Exynos SoCs. The clock
-binding described here is applicable to all SoC's in Exynos family.
+binding described here is applicable to all SoCs in Exynos family.
 
 Required Properties: