Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
1 年多 前同步成功

通知 160
Star 36
Fork 7
cloud-kernel
cloud-kernel
提交 1716021e 编写于 作者: A Andi Kleen 提交者： Arnaldo Carvalho de Melo
浏览文件
操作

perf vendor events intel: Update SkylakeX events to V1.06 

Signed-off-by: NAndi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/20180118234518.GA27753@tassilo.jf.intel.comSigned-off-by: NArnaldo Carvalho de Melo <acme@redhat.com>
上级 c93240a7
展开全部 隐藏空白更改
内联 并排
Showing with 482 addition and 237 deletion
tools/perf/pmu-events/arch/x86/skylakex/floating-point.json
浏览文件 @ 1716021e
...@@ -29,10 +29,9 @@ ...@@ -29,10 +29,9 @@
{ {
"EventCode": "0xC7", "EventCode": "0xC7",
"UMask": "0x8", "UMask": "0x8",
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ", "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
......
tools/perf/pmu-events/arch/x86/skylakex/frontend.json
浏览文件 @ 1716021e
...@@ -182,7 +182,7 @@ ...@@ -182,7 +182,7 @@
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled", "BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
"PublicDescription": "Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding \u201c4 \u2013 x\u201d when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops.", "PublicDescription": "Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -247,20 +247,20 @@ ...@@ -247,20 +247,20 @@
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES", "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
"PublicDescription": "Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0\u20132 cycles.", "PublicDescription": "Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired Instructions who experienced decode stream buffer (DSB - the decoded instruction-cache) miss.", "BriefDescription": "Retired Instructions who experienced decode stream buffer (DSB - the decoded instruction-cache) miss. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x11", "MSRValue": "0x11",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.DSB_MISS", "EventName": "FRONTEND_RETIRED.DSB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. ", "PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. \r\n",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -268,7 +268,7 @@ ...@@ -268,7 +268,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x12", "MSRValue": "0x12",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -281,7 +281,7 @@ ...@@ -281,7 +281,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x13", "MSRValue": "0x13",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -294,7 +294,7 @@ ...@@ -294,7 +294,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired Instructions who experienced iTLB true miss.", "BriefDescription": "Retired Instructions who experienced iTLB true miss. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x14", "MSRValue": "0x14",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -308,13 +308,13 @@ ...@@ -308,13 +308,13 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.", "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x15", "MSRValue": "0x15",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.STLB_MISS", "EventName": "FRONTEND_RETIRED.STLB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss. ", "PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -322,7 +322,7 @@ ...@@ -322,7 +322,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x400206", "MSRValue": "0x400206",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -335,7 +335,7 @@ ...@@ -335,7 +335,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x200206", "MSRValue": "0x200206",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -348,7 +348,7 @@ ...@@ -348,7 +348,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x400406", "MSRValue": "0x400406",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -367,7 +367,7 @@ ...@@ -367,7 +367,7 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8", "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops. \r\n",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -375,13 +375,13 @@ ...@@ -375,13 +375,13 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x401006", "MSRValue": "0x401006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16", "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.\r\n",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -389,13 +389,13 @@ ...@@ -389,13 +389,13 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x402006", "MSRValue": "0x402006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32", "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.\r\n",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -403,7 +403,7 @@ ...@@ -403,7 +403,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x404006", "MSRValue": "0x404006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -416,7 +416,7 @@ ...@@ -416,7 +416,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x408006", "MSRValue": "0x408006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -429,7 +429,7 @@ ...@@ -429,7 +429,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x410006", "MSRValue": "0x410006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -442,7 +442,7 @@ ...@@ -442,7 +442,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x420006", "MSRValue": "0x420006",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
...@@ -455,13 +455,13 @@ ...@@ -455,13 +455,13 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x100206", "MSRValue": "0x100206",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.\r\n",
"TakenAlone": "1", "TakenAlone": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3" "CounterHTOff": "0,1,2,3"
...@@ -469,7 +469,7 @@ ...@@ -469,7 +469,7 @@
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall. Precise Event.",
"PEBS": "1", "PEBS": "1",
"MSRValue": "0x300206", "MSRValue": "0x300206",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
......
tools/perf/pmu-events/arch/x86/skylakex/other.json
浏览文件 @ 1716021e
...@@ -39,6 +39,42 @@ ...@@ -39,6 +39,42 @@
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{
"EventCode": "0x32",
"UMask": "0x1",
"BriefDescription": "Number of PREFETCHNTA instructions executed.",
"Counter": "0,1,2,3",
"EventName": "SW_PREFETCH_ACCESS.NTA",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0x32",
"UMask": "0x2",
"BriefDescription": "Number of PREFETCHT0 instructions executed.",
"Counter": "0,1,2,3",
"EventName": "SW_PREFETCH_ACCESS.T0",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0x32",
"UMask": "0x4",
"BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
"Counter": "0,1,2,3",
"EventName": "SW_PREFETCH_ACCESS.T1_T2",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0x32",
"UMask": "0x8",
"BriefDescription": "Number of PREFETCHW instructions executed.",
"Counter": "0,1,2,3",
"EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{ {
"EventCode": "0xCB", "EventCode": "0xCB",
"UMask": "0x1", "UMask": "0x1",
...@@ -49,6 +85,62 @@ ...@@ -49,6 +85,62 @@
"SampleAfterValue": "203", "SampleAfterValue": "203",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{
"EventCode": "0xEF",
"UMask": "0x1",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IHITI",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x2",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IHITFSE",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x4",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SHITFSE",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x8",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDM",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x10",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDM",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x20",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDFE",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{
"EventCode": "0xEF",
"UMask": "0x40",
"Counter": "0,1,2,3",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDFE",
"SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7"
},
{ {
"EventCode": "0xFE", "EventCode": "0xFE",
"UMask": "0x2", "UMask": "0x2",
...@@ -69,4 +161,4 @@ ...@@ -69,4 +161,4 @@
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
} }
] ]
\ No newline at end of file
tools/perf/pmu-events/arch/x86/skylakex/pipeline.json
浏览文件 @ 1716021e
...@@ -3,41 +3,41 @@ ...@@ -3,41 +3,41 @@
"EventCode": "0x00", "EventCode": "0x00",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Instructions retired from execution.", "BriefDescription": "Instructions retired from execution.",
"Counter": "Fixed counter 1", "Counter": "Fixed counter 0",
"EventName": "INST_RETIRED.ANY", "EventName": "INST_RETIRED.ANY",
"PublicDescription": "Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.", "PublicDescription": "Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "Fixed counter 1" "CounterHTOff": "Fixed counter 0"
}, },
{ {
"EventCode": "0x00", "EventCode": "0x00",
"UMask": "0x2", "UMask": "0x2",
"BriefDescription": "Core cycles when the thread is not in halt state", "BriefDescription": "Core cycles when the thread is not in halt state",
"Counter": "Fixed counter 2", "Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD", "EventName": "CPU_CLK_UNHALTED.THREAD",
"PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.", "PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "Fixed counter 2" "CounterHTOff": "Fixed counter 1"
}, },
{ {
"EventCode": "0x00", "EventCode": "0x00",
"UMask": "0x2", "UMask": "0x2",
"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.", "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.",
"Counter": "Fixed counter 2", "Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD_ANY", "EventName": "CPU_CLK_UNHALTED.THREAD_ANY",
"AnyThread": "1", "AnyThread": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "Fixed counter 2" "CounterHTOff": "Fixed counter 1"
}, },
{ {
"EventCode": "0x00", "EventCode": "0x00",
"UMask": "0x3", "UMask": "0x3",
"BriefDescription": "Reference cycles when the core is not in halt state.", "BriefDescription": "Reference cycles when the core is not in halt state.",
"Counter": "Fixed counter 3", "Counter": "Fixed counter 2",
"EventName": "CPU_CLK_UNHALTED.REF_TSC", "EventName": "CPU_CLK_UNHALTED.REF_TSC",
"PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.", "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "Fixed counter 3" "CounterHTOff": "Fixed counter 2"
}, },
{ {
"EventCode": "0x03", "EventCode": "0x03",
...@@ -126,7 +126,7 @@ ...@@ -126,7 +126,7 @@
"BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.", "BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH", "EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH",
"PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to \u201cMixing Intel AVX and Intel SSE Code\u201d section of the Optimization Guide.", "PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to Mixing Intel AVX and Intel SSE Code section of the Optimization Guide.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -762,11 +762,10 @@ ...@@ -762,11 +762,10 @@
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0xC3", "EventCode": "0xC3",
"UMask": "0x1", "UMask": "0x1",
"BriefDescription": "Number of machine clears (nukes) of any type. ", "BriefDescription": "Number of machine clears (nukes) of any type.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "MACHINE_CLEARS.COUNT", "EventName": "MACHINE_CLEARS.COUNT",
"CounterMask": "1", "CounterMask": "1",
"PublicDescription": "Number of machine clears (nukes) of any type.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -799,7 +798,7 @@ ...@@ -799,7 +798,7 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.CONDITIONAL", "EventName": "BR_INST_RETIRED.CONDITIONAL",
"Errata": "SKL091", "Errata": "SKL091",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts conditional branch instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts conditional branch instructions retired.",
"SampleAfterValue": "400009", "SampleAfterValue": "400009",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -811,14 +810,14 @@ ...@@ -811,14 +810,14 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.NEAR_CALL", "EventName": "BR_INST_RETIRED.NEAR_CALL",
"Errata": "SKL091", "Errata": "SKL091",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts both direct and indirect near call instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts both direct and indirect near call instructions retired.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0xC4", "EventCode": "0xC4",
"UMask": "0x4", "UMask": "0x4",
"BriefDescription": "All (macro) branch instructions retired. ", "BriefDescription": "All (macro) branch instructions retired.",
"PEBS": "2", "PEBS": "2",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS", "EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS",
...@@ -835,7 +834,7 @@ ...@@ -835,7 +834,7 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.NEAR_RETURN", "EventName": "BR_INST_RETIRED.NEAR_RETURN",
"Errata": "SKL091", "Errata": "SKL091",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts return instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts return instructions retired.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -858,19 +857,19 @@ ...@@ -858,19 +857,19 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.NEAR_TAKEN", "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
"Errata": "SKL091", "Errata": "SKL091",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts taken branch instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts taken branch instructions retired.",
"SampleAfterValue": "400009", "SampleAfterValue": "400009",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0xC4", "EventCode": "0xC4",
"UMask": "0x40", "UMask": "0x40",
"BriefDescription": "Far branch instructions retired.", "BriefDescription": "Counts the number of far branch instructions retired.",
"PEBS": "1", "PEBS": "1",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_INST_RETIRED.FAR_BRANCH", "EventName": "BR_INST_RETIRED.FAR_BRANCH",
"Errata": "SKL091", "Errata": "SKL091",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts far branch instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts far branch instructions retired.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -891,7 +890,7 @@ ...@@ -891,7 +890,7 @@
"PEBS": "1", "PEBS": "1",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_MISP_RETIRED.CONDITIONAL", "EventName": "BR_MISP_RETIRED.CONDITIONAL",
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted conditional branch instructions retired.", "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts mispredicted conditional branch instructions retired.",
"SampleAfterValue": "400009", "SampleAfterValue": "400009",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -902,14 +901,14 @@ ...@@ -902,14 +901,14 @@
"PEBS": "1", "PEBS": "1",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_MISP_RETIRED.NEAR_CALL", "EventName": "BR_MISP_RETIRED.NEAR_CALL",
"PublicDescription": "Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.", "PublicDescription": "This event counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.",
"SampleAfterValue": "400009", "SampleAfterValue": "400009",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0xC5", "EventCode": "0xC5",
"UMask": "0x4", "UMask": "0x4",
"BriefDescription": "Mispredicted macro branch instructions retired. ", "BriefDescription": "Mispredicted macro branch instructions retired.",
"PEBS": "2", "PEBS": "2",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS",
...@@ -920,10 +919,11 @@ ...@@ -920,10 +919,11 @@
{ {
"EventCode": "0xC5", "EventCode": "0xC5",
"UMask": "0x20", "UMask": "0x20",
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.", "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken. ",
"PEBS": "1", "PEBS": "1",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN", "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
"PublicDescription": "Number of near branch instructions retired that were mispredicted and taken.",
"SampleAfterValue": "400009", "SampleAfterValue": "400009",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
......
tools/perf/pmu-events/arch/x86/skylakex/virtual-memory.json
浏览文件 @ 1716021e
...@@ -12,30 +12,30 @@ ...@@ -12,30 +12,30 @@
{ {
"EventCode": "0x08", "EventCode": "0x08",
"UMask": "0x2", "UMask": "0x2",
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).", "BriefDescription": "Page walk completed due to a demand data load to a 4K page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts demand data loads that caused a completed page walk (4K page size). This implies it missed in all TLB levels. The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x08", "EventCode": "0x08",
"UMask": "0x4", "UMask": "0x4",
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).", "BriefDescription": "Page walk completed due to a demand data load to a 2M/4M page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts demand data loads that caused a completed page walk (2M and 4M page sizes). This implies it missed in all TLB levels. The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 2M/4M pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x08", "EventCode": "0x08",
"UMask": "0x8", "UMask": "0x8",
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)", "BriefDescription": "Page walk completed due to a demand data load to a 1G page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
"PublicDescription": "Counts load misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data loads whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -52,17 +52,17 @@ ...@@ -52,17 +52,17 @@
{ {
"EventCode": "0x08", "EventCode": "0x08",
"UMask": "0x10", "UMask": "0x10",
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake. ", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING", "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake microarchitecture. ", "PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake microarchitecture.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x08", "EventCode": "0x08",
"UMask": "0x10", "UMask": "0x10",
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a load. EPT page walk duration are excluded in Skylake. ", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE", "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
"CounterMask": "1", "CounterMask": "1",
...@@ -93,30 +93,30 @@ ...@@ -93,30 +93,30 @@
{ {
"EventCode": "0x49", "EventCode": "0x49",
"UMask": "0x2", "UMask": "0x2",
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)", "BriefDescription": "Page walk completed due to a demand data store to a 4K page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts demand data stores that caused a completed page walk (4K page size). This implies it missed in all TLB levels. The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 4K pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x49", "EventCode": "0x49",
"UMask": "0x4", "UMask": "0x4",
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)", "BriefDescription": "Page walk completed due to a demand data store to a 2M/4M page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts demand data stores that caused a completed page walk (2M and 4M page sizes). This implies it missed in all TLB levels. The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 2M/4M pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x49", "EventCode": "0x49",
"UMask": "0x8", "UMask": "0x8",
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (1G)", "BriefDescription": "Page walk completed due to a demand data store to a 1G page",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
"PublicDescription": "Counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.", "PublicDescription": "Counts page walks completed due to demand data stores whose address translations missed in the TLB and were mapped to 1G pages. The page walks can end with or without a page fault.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -133,17 +133,17 @@ ...@@ -133,17 +133,17 @@
{ {
"EventCode": "0x49", "EventCode": "0x49",
"UMask": "0x10", "UMask": "0x10",
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake. ", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_STORE_MISSES.WALK_PENDING", "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake microarchitecture. ", "PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake microarchitecture.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
{ {
"EventCode": "0x49", "EventCode": "0x49",
"UMask": "0x10", "UMask": "0x10",
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store. EPT page walk duration are excluded in Skylake. ", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "DTLB_STORE_MISSES.WALK_ACTIVE", "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
"CounterMask": "1", "CounterMask": "1",
...@@ -197,7 +197,7 @@ ...@@ -197,7 +197,7 @@
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks of any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts code misses in all ITLB levels that caused a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
...@@ -224,10 +224,10 @@ ...@@ -224,10 +224,10 @@
{ {
"EventCode": "0x85", "EventCode": "0x85",
"UMask": "0x10", "UMask": "0x10",
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake. ", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"EventName": "ITLB_MISSES.WALK_PENDING", "EventName": "ITLB_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH (Page Miss Handler) that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake michroarchitecture. ", "PublicDescription": "Counts 1 per cycle for each PMH (Page Miss Handler) that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake michroarchitecture.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"CounterHTOff": "0,1,2,3,4,5,6,7" "CounterHTOff": "0,1,2,3,4,5,6,7"
}, },
......
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或