Even if an unsupported mode with a pixel clock larger than two times the
264 MHz IPU HSP clock is set, don't divide by zero.
Signed-off-by: NPhilipp Zabel <p.zabel@pengutronix.de>