Define Cavium Octeon as a CPU that has support for mips32r1, mips32r2 and
mips64r1. This will affect show_cpuinfo() that will now correctly expose
mips32r1, mips32r2 and mips64r1 as supported ISAs.
Signed-off-by: NPetar Jovanovic <petar.jovanovic@rt-rk.com>
Reviewed-by: NMaciej W. Rozycki <macro@imgtec.com>
Acked-by: NDavid Daney <david.daney@cavium.com>
Cc: petar.jovanovic@imgtec.com
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/15749/Signed-off-by: NRalf Baechle <ralf@linux-mips.org>