Commit 749a2b66 (net/macb: clear tx/rx completion flags in ISR)
introduces clear-on-write on ISR register. This behavior is not always
implemented when using Cadence MACB/GEM and is breaking other platforms.
We are using the Design Configuration Register 1 information and a capability
property to actually activate this clear-on-write behavior on ISR.
Reported-by: NHein Tibosch <hein_tibosch@yahoo.es>
Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
Tested-by: NHein Tibosch <hein_tibosch@yahoo.es>
Acked-by: NJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Signed-off-by: NDavid S. Miller <davem@davemloft.net>