if EPSS supported, transition from D3 state to D0 state in less
than 10ms
Signed-off-by: NWang Xingchao <xingchao.wang@intel.com>
Signed-off-by: NTakashi Iwai <tiwai@suse.de>