Set correct pll_d2_out0 divider and correct the p div values for pll_d2.
Signed-off-by: NDavid Ung <davidu@nvidia.com>
Signed-off-by: NAndrew Bresticker <abrestic@chromium.org>