spi-dw.c 15.3 KB
Newer Older
1
/*
G
Grant Likely 已提交
2
 * Designware SPI core controller driver (refer pxa2xx_spi.c)
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
 *
 * Copyright (c) 2009, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <linux/dma-mapping.h>
#include <linux/interrupt.h>
18
#include <linux/module.h>
19 20
#include <linux/highmem.h>
#include <linux/delay.h>
21
#include <linux/slab.h>
22
#include <linux/spi/spi.h>
23
#include <linux/gpio.h>
24

G
Grant Likely 已提交
25
#include "spi-dw.h"
26

27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
#ifdef CONFIG_DEBUG_FS
#include <linux/debugfs.h>
#endif

/* Slave spi_dev related */
struct chip_data {
	u16 cr0;
	u8 cs;			/* chip select pin */
	u8 n_bytes;		/* current is a 1/2/4 byte op */
	u8 tmode;		/* TR/TO/RO/EEPROM */
	u8 type;		/* SPI/SSP/MicroWire */

	u8 poll_mode;		/* 1 means use poll mode */

	u32 dma_width;
	u32 rx_threshold;
	u32 tx_threshold;
	u8 enable_dma;
	u8 bits_per_word;
	u16 clk_div;		/* baud rate divider */
	u32 speed_hz;		/* baud rate */
	void (*cs_control)(u32 command);
};

#ifdef CONFIG_DEBUG_FS
#define SPI_REGS_BUFSIZE	1024
53 54
static ssize_t dw_spi_show_regs(struct file *file, char __user *user_buf,
		size_t count, loff_t *ppos)
55
{
56
	struct dw_spi *dws = file->private_data;
57 58 59 60 61 62 63 64 65
	char *buf;
	u32 len = 0;
	ssize_t ret;

	buf = kzalloc(SPI_REGS_BUFSIZE, GFP_KERNEL);
	if (!buf)
		return 0;

	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
66
			"%s registers:\n", dev_name(&dws->master->dev));
67 68 69
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
			"=================================\n");
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
70
			"CTRL0: \t\t0x%08x\n", dw_readl(dws, DW_SPI_CTRL0));
71
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
72
			"CTRL1: \t\t0x%08x\n", dw_readl(dws, DW_SPI_CTRL1));
73
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
74
			"SSIENR: \t0x%08x\n", dw_readl(dws, DW_SPI_SSIENR));
75
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
76
			"SER: \t\t0x%08x\n", dw_readl(dws, DW_SPI_SER));
77
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
78
			"BAUDR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_BAUDR));
79
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
80
			"TXFTLR: \t0x%08x\n", dw_readl(dws, DW_SPI_TXFLTR));
81
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
82
			"RXFTLR: \t0x%08x\n", dw_readl(dws, DW_SPI_RXFLTR));
83
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
84
			"TXFLR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_TXFLR));
85
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
86
			"RXFLR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_RXFLR));
87
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
88
			"SR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_SR));
89
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
90
			"IMR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_IMR));
91
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
92
			"ISR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_ISR));
93
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
94
			"DMACR: \t\t0x%08x\n", dw_readl(dws, DW_SPI_DMACR));
95
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
96
			"DMATDLR: \t0x%08x\n", dw_readl(dws, DW_SPI_DMATDLR));
97
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
98
			"DMARDLR: \t0x%08x\n", dw_readl(dws, DW_SPI_DMARDLR));
99 100 101
	len += snprintf(buf + len, SPI_REGS_BUFSIZE - len,
			"=================================\n");

102
	ret = simple_read_from_buffer(user_buf, count, ppos, buf, len);
103 104 105 106
	kfree(buf);
	return ret;
}

107
static const struct file_operations dw_spi_regs_ops = {
108
	.owner		= THIS_MODULE,
109
	.open		= simple_open,
110
	.read		= dw_spi_show_regs,
111
	.llseek		= default_llseek,
112 113
};

114
static int dw_spi_debugfs_init(struct dw_spi *dws)
115
{
116
	dws->debugfs = debugfs_create_dir("dw_spi", NULL);
117 118 119 120
	if (!dws->debugfs)
		return -ENOMEM;

	debugfs_create_file("registers", S_IFREG | S_IRUGO,
121
		dws->debugfs, (void *)dws, &dw_spi_regs_ops);
122 123 124
	return 0;
}

125
static void dw_spi_debugfs_remove(struct dw_spi *dws)
126
{
127
	debugfs_remove_recursive(dws->debugfs);
128 129 130
}

#else
131
static inline int dw_spi_debugfs_init(struct dw_spi *dws)
132
{
133
	return 0;
134 135
}

136
static inline void dw_spi_debugfs_remove(struct dw_spi *dws)
137 138 139 140
{
}
#endif /* CONFIG_DEBUG_FS */

141 142 143 144 145 146 147 148 149 150 151 152 153
static void dw_spi_set_cs(struct spi_device *spi, bool enable)
{
	struct dw_spi *dws = spi_master_get_devdata(spi->master);
	struct chip_data *chip = spi_get_ctldata(spi);

	/* Chip select logic is inverted from spi_set_cs() */
	if (chip->cs_control)
		chip->cs_control(!enable);

	if (!enable)
		dw_writel(dws, DW_SPI_SER, BIT(spi->chip_select));
}

154 155 156 157 158 159
/* Return the max entries we can fill into tx fifo */
static inline u32 tx_max(struct dw_spi *dws)
{
	u32 tx_left, tx_room, rxtx_gap;

	tx_left = (dws->tx_end - dws->tx) / dws->n_bytes;
160
	tx_room = dws->fifo_len - dw_readw(dws, DW_SPI_TXFLR);
161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180

	/*
	 * Another concern is about the tx/rx mismatch, we
	 * though to use (dws->fifo_len - rxflr - txflr) as
	 * one maximum value for tx, but it doesn't cover the
	 * data which is out of tx/rx fifo and inside the
	 * shift registers. So a control from sw point of
	 * view is taken.
	 */
	rxtx_gap =  ((dws->rx_end - dws->rx) - (dws->tx_end - dws->tx))
			/ dws->n_bytes;

	return min3(tx_left, tx_room, (u32) (dws->fifo_len - rxtx_gap));
}

/* Return the max entries we should read out of rx fifo */
static inline u32 rx_max(struct dw_spi *dws)
{
	u32 rx_left = (dws->rx_end - dws->rx) / dws->n_bytes;

181
	return min_t(u32, rx_left, dw_readw(dws, DW_SPI_RXFLR));
182 183
}

184
static void dw_writer(struct dw_spi *dws)
185
{
186
	u32 max = tx_max(dws);
187
	u16 txw = 0;
188

189 190 191 192 193 194 195 196
	while (max--) {
		/* Set the tx word if the transfer's original "tx" is not null */
		if (dws->tx_end - dws->len) {
			if (dws->n_bytes == 1)
				txw = *(u8 *)(dws->tx);
			else
				txw = *(u16 *)(dws->tx);
		}
197
		dw_writew(dws, DW_SPI_DR, txw);
198
		dws->tx += dws->n_bytes;
199 200 201
	}
}

202
static void dw_reader(struct dw_spi *dws)
203
{
204
	u32 max = rx_max(dws);
205
	u16 rxw;
206

207
	while (max--) {
208
		rxw = dw_readw(dws, DW_SPI_DR);
209 210 211 212 213 214 215 216
		/* Care rx only if the transfer's original "rx" is not null */
		if (dws->rx_end - dws->len) {
			if (dws->n_bytes == 1)
				*(u8 *)(dws->rx) = rxw;
			else
				*(u16 *)(dws->rx) = rxw;
		}
		dws->rx += dws->n_bytes;
217 218 219 220 221
	}
}

static void int_error_stop(struct dw_spi *dws, const char *msg)
{
222
	spi_reset_chip(dws);
223 224

	dev_err(&dws->master->dev, "%s\n", msg);
225 226
	dws->master->cur_msg->status = -EIO;
	spi_finalize_current_transfer(dws->master);
227 228 229 230
}

static irqreturn_t interrupt_transfer(struct dw_spi *dws)
{
231
	u16 irq_status = dw_readw(dws, DW_SPI_ISR);
232 233 234

	/* Error handling */
	if (irq_status & (SPI_INT_TXOI | SPI_INT_RXOI | SPI_INT_RXUI)) {
235 236 237
		dw_readw(dws, DW_SPI_TXOICR);
		dw_readw(dws, DW_SPI_RXOICR);
		dw_readw(dws, DW_SPI_RXUICR);
238
		int_error_stop(dws, "interrupt_transfer: fifo overrun/underrun");
239 240 241
		return IRQ_HANDLED;
	}

242 243 244
	dw_reader(dws);
	if (dws->rx_end == dws->rx) {
		spi_mask_intr(dws, SPI_INT_TXEI);
245
		spi_finalize_current_transfer(dws->master);
246 247
		return IRQ_HANDLED;
	}
248 249
	if (irq_status & SPI_INT_TXEI) {
		spi_mask_intr(dws, SPI_INT_TXEI);
250 251 252
		dw_writer(dws);
		/* Enable TX irq always, it will be disabled when RX finished */
		spi_umask_intr(dws, SPI_INT_TXEI);
253 254 255 256 257 258 259
	}

	return IRQ_HANDLED;
}

static irqreturn_t dw_spi_irq(int irq, void *dev_id)
{
260 261
	struct spi_master *master = dev_id;
	struct dw_spi *dws = spi_master_get_devdata(master);
262
	u16 irq_status = dw_readw(dws, DW_SPI_ISR) & 0x3f;
263 264 265

	if (!irq_status)
		return IRQ_NONE;
266

267
	if (!master->cur_msg) {
268 269 270 271 272 273 274 275
		spi_mask_intr(dws, SPI_INT_TXEI);
		return IRQ_HANDLED;
	}

	return dws->transfer_handler(dws);
}

/* Must be called inside pump_transfers() */
276
static int poll_transfer(struct dw_spi *dws)
277
{
278 279
	do {
		dw_writer(dws);
280
		dw_reader(dws);
281 282
		cpu_relax();
	} while (dws->rx_end > dws->rx);
283

284
	return 0;
285 286
}

287 288
static int dw_spi_transfer_one(struct spi_master *master,
		struct spi_device *spi, struct spi_transfer *transfer)
289
{
290 291
	struct dw_spi *dws = spi_master_get_devdata(master);
	struct chip_data *chip = spi_get_ctldata(spi);
292
	u8 imask = 0;
293
	u16 txlevel = 0;
294 295 296
	u16 clk_div = 0;
	u32 speed = 0;
	u32 cr0 = 0;
297
	int ret;
298

299
	dws->dma_mapped = 0;
300 301 302 303 304 305 306
	dws->n_bytes = chip->n_bytes;
	dws->dma_width = chip->dma_width;

	dws->tx = (void *)transfer->tx_buf;
	dws->tx_end = dws->tx + transfer->len;
	dws->rx = transfer->rx_buf;
	dws->rx_end = dws->rx + transfer->len;
307
	dws->len = transfer->len;
308

309 310
	spi_enable_chip(dws, 0);

311 312 313 314 315 316
	cr0 = chip->cr0;

	/* Handle per transfer options for bpw and speed */
	if (transfer->speed_hz) {
		speed = chip->speed_hz;

317
		if ((transfer->speed_hz != speed) || !chip->clk_div) {
318 319 320
			speed = transfer->speed_hz;

			/* clk_div doesn't support odd number */
321
			clk_div = (dws->max_freq / speed + 1) & 0xfffe;
322 323 324

			chip->speed_hz = speed;
			chip->clk_div = clk_div;
325 326

			spi_set_clk(dws, chip->clk_div);
327 328 329
		}
	}
	if (transfer->bits_per_word) {
330 331 332 333 334 335 336 337
		if (transfer->bits_per_word == 8) {
			dws->n_bytes = 1;
			dws->dma_width = 1;
		} else if (transfer->bits_per_word == 16) {
			dws->n_bytes = 2;
			dws->dma_width = 2;
		}
		cr0 = (transfer->bits_per_word - 1)
338 339 340 341 342
			| (chip->type << SPI_FRF_OFFSET)
			| (spi->mode << SPI_MODE_OFFSET)
			| (chip->tmode << SPI_TMOD_OFFSET);
	}

343 344 345 346
	/*
	 * Adjust transfer mode if necessary. Requires platform dependent
	 * chipselect mechanism.
	 */
347
	if (chip->cs_control) {
348
		if (dws->rx && dws->tx)
349
			chip->tmode = SPI_TMOD_TR;
350
		else if (dws->rx)
351
			chip->tmode = SPI_TMOD_RO;
352
		else
353
			chip->tmode = SPI_TMOD_TO;
354

355
		cr0 &= ~SPI_TMOD_MASK;
356 357 358
		cr0 |= (chip->tmode << SPI_TMOD_OFFSET);
	}

359 360
	dw_writew(dws, DW_SPI_CTRL0, cr0);

361
	/* Check if current transfer is a DMA transaction */
362 363
	if (master->can_dma && master->can_dma(master, spi, transfer))
		dws->dma_mapped = master->cur_msg_mapped;
364

365 366 367
	/* For poll mode just disable all interrupts */
	spi_mask_intr(dws, 0xff);

368 369 370 371
	/*
	 * Interrupt mode
	 * we only need set the TXEI IRQ, as TX/RX always happen syncronizely
	 */
372
	if (dws->dma_mapped) {
373
		ret = dws->dma_ops->dma_setup(dws, transfer);
374 375 376 377 378
		if (ret < 0) {
			spi_enable_chip(dws, 1);
			return ret;
		}
	} else if (!chip->poll_mode) {
379
		txlevel = min_t(u16, dws->fifo_len / 2, dws->len / dws->n_bytes);
380
		dw_writew(dws, DW_SPI_TXFLTR, txlevel);
381

382
		/* Set the interrupt mask */
383 384
		imask |= SPI_INT_TXEI | SPI_INT_TXOI |
			 SPI_INT_RXUI | SPI_INT_RXOI;
385 386
		spi_umask_intr(dws, imask);

387 388 389
		dws->transfer_handler = interrupt_transfer;
	}

390
	spi_enable_chip(dws, 1);
391

392
	if (dws->dma_mapped) {
393
		ret = dws->dma_ops->dma_transfer(dws, transfer);
394 395 396
		if (ret < 0)
			return ret;
	}
397 398

	if (chip->poll_mode)
399
		return poll_transfer(dws);
400

401
	return 1;
402 403
}

404
static void dw_spi_handle_err(struct spi_master *master,
405
		struct spi_message *msg)
406
{
407
	struct dw_spi *dws = spi_master_get_devdata(master);
408

409 410 411
	if (dws->dma_mapped)
		dws->dma_ops->dma_stop(dws);

412
	spi_reset_chip(dws);
413 414 415 416 417 418 419
}

/* This may be called twice for each spi dev */
static int dw_spi_setup(struct spi_device *spi)
{
	struct dw_spi_chip *chip_info = NULL;
	struct chip_data *chip;
420
	int ret;
421 422 423 424

	/* Only alloc on first setup */
	chip = spi_get_ctldata(spi);
	if (!chip) {
425
		chip = kzalloc(sizeof(struct chip_data), GFP_KERNEL);
426 427
		if (!chip)
			return -ENOMEM;
428
		spi_set_ctldata(spi, chip);
429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448
	}

	/*
	 * Protocol drivers may change the chip settings, so...
	 * if chip_info exists, use it
	 */
	chip_info = spi->controller_data;

	/* chip_info doesn't always exist */
	if (chip_info) {
		if (chip_info->cs_control)
			chip->cs_control = chip_info->cs_control;

		chip->poll_mode = chip_info->poll_mode;
		chip->type = chip_info->type;

		chip->rx_threshold = 0;
		chip->tx_threshold = 0;
	}

449
	if (spi->bits_per_word == 8) {
450 451
		chip->n_bytes = 1;
		chip->dma_width = 1;
452
	} else if (spi->bits_per_word == 16) {
453 454 455 456 457
		chip->n_bytes = 2;
		chip->dma_width = 2;
	}
	chip->bits_per_word = spi->bits_per_word;

458 459 460 461
	if (!spi->max_speed_hz) {
		dev_err(&spi->dev, "No max speed HZ parameter\n");
		return -EINVAL;
	}
462 463 464 465 466 467 468 469

	chip->tmode = 0; /* Tx & Rx */
	/* Default SPI mode is SCPOL = 0, SCPH = 0 */
	chip->cr0 = (chip->bits_per_word - 1)
			| (chip->type << SPI_FRF_OFFSET)
			| (spi->mode  << SPI_MODE_OFFSET)
			| (chip->tmode << SPI_TMOD_OFFSET);

470 471 472
	if (spi->mode & SPI_LOOP)
		chip->cr0 |= 1 << SPI_SRL_OFFSET;

473 474 475 476 477 478 479
	if (gpio_is_valid(spi->cs_gpio)) {
		ret = gpio_direction_output(spi->cs_gpio,
				!(spi->mode & SPI_CS_HIGH));
		if (ret)
			return ret;
	}

480 481 482
	return 0;
}

483 484 485 486 487 488 489 490
static void dw_spi_cleanup(struct spi_device *spi)
{
	struct chip_data *chip = spi_get_ctldata(spi);

	kfree(chip);
	spi_set_ctldata(spi, NULL);
}

491
/* Restart the controller, disable all interrupts, clean rx fifo */
492
static void spi_hw_init(struct device *dev, struct dw_spi *dws)
493
{
494
	spi_reset_chip(dws);
495 496 497 498 499 500 501

	/*
	 * Try to detect the FIFO depth if not set by interface driver,
	 * the depth could be from 2 to 256 from HW spec
	 */
	if (!dws->fifo_len) {
		u32 fifo;
502

503
		for (fifo = 1; fifo < 256; fifo++) {
504 505
			dw_writew(dws, DW_SPI_TXFLTR, fifo);
			if (fifo != dw_readw(dws, DW_SPI_TXFLTR))
506 507
				break;
		}
508
		dw_writew(dws, DW_SPI_TXFLTR, 0);
509

510
		dws->fifo_len = (fifo == 1) ? 0 : fifo;
511
		dev_dbg(dev, "Detected FIFO size: %u bytes\n", dws->fifo_len);
512
	}
513 514
}

515
int dw_spi_add_host(struct device *dev, struct dw_spi *dws)
516 517 518 519 520 521
{
	struct spi_master *master;
	int ret;

	BUG_ON(dws == NULL);

522 523 524
	master = spi_alloc_master(dev, 0);
	if (!master)
		return -ENOMEM;
525 526 527 528 529

	dws->master = master;
	dws->type = SSI_MOTO_SPI;
	dws->dma_inited = 0;
	dws->dma_addr = (dma_addr_t)(dws->paddr + 0x60);
530
	snprintf(dws->name, sizeof(dws->name), "dw_spi%d", dws->bus_num);
531

532
	ret = devm_request_irq(dev, dws->irq, dw_spi_irq, IRQF_SHARED,
533
			dws->name, master);
534 535 536 537 538
	if (ret < 0) {
		dev_err(&master->dev, "can not get IRQ\n");
		goto err_free_master;
	}

539
	master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LOOP;
540
	master->bits_per_word_mask = SPI_BPW_MASK(8) | SPI_BPW_MASK(16);
541 542 543
	master->bus_num = dws->bus_num;
	master->num_chipselect = dws->num_cs;
	master->setup = dw_spi_setup;
544
	master->cleanup = dw_spi_cleanup;
545 546 547
	master->set_cs = dw_spi_set_cs;
	master->transfer_one = dw_spi_transfer_one;
	master->handle_err = dw_spi_handle_err;
548
	master->max_speed_hz = dws->max_freq;
549
	master->dev.of_node = dev->of_node;
550 551

	/* Basic HW init */
552
	spi_hw_init(dev, dws);
553

F
Feng Tang 已提交
554 555 556
	if (dws->dma_ops && dws->dma_ops->dma_init) {
		ret = dws->dma_ops->dma_init(dws);
		if (ret) {
557
			dev_warn(dev, "DMA init failed\n");
F
Feng Tang 已提交
558
			dws->dma_inited = 0;
559 560
		} else {
			master->can_dma = dws->dma_ops->can_dma;
F
Feng Tang 已提交
561 562 563
		}
	}

564
	spi_master_set_devdata(master, dws);
565
	ret = devm_spi_register_master(dev, master);
566 567
	if (ret) {
		dev_err(&master->dev, "problem registering spi master\n");
568
		goto err_dma_exit;
569 570
	}

571
	dw_spi_debugfs_init(dws);
572 573
	return 0;

574
err_dma_exit:
F
Feng Tang 已提交
575 576
	if (dws->dma_ops && dws->dma_ops->dma_exit)
		dws->dma_ops->dma_exit(dws);
577 578 579 580 581
	spi_enable_chip(dws, 0);
err_free_master:
	spi_master_put(master);
	return ret;
}
582
EXPORT_SYMBOL_GPL(dw_spi_add_host);
583

584
void dw_spi_remove_host(struct dw_spi *dws)
585 586 587
{
	if (!dws)
		return;
588
	dw_spi_debugfs_remove(dws);
589

F
Feng Tang 已提交
590 591
	if (dws->dma_ops && dws->dma_ops->dma_exit)
		dws->dma_ops->dma_exit(dws);
592 593 594 595
	spi_enable_chip(dws, 0);
	/* Disable clk */
	spi_set_clk(dws, 0);
}
596
EXPORT_SYMBOL_GPL(dw_spi_remove_host);
597 598 599 600 601

int dw_spi_suspend_host(struct dw_spi *dws)
{
	int ret = 0;

602
	ret = spi_master_suspend(dws->master);
603 604 605 606 607 608
	if (ret)
		return ret;
	spi_enable_chip(dws, 0);
	spi_set_clk(dws, 0);
	return ret;
}
609
EXPORT_SYMBOL_GPL(dw_spi_suspend_host);
610 611 612 613 614

int dw_spi_resume_host(struct dw_spi *dws)
{
	int ret;

615
	spi_hw_init(&dws->master->dev, dws);
616
	ret = spi_master_resume(dws->master);
617 618 619 620
	if (ret)
		dev_err(&dws->master->dev, "fail to start queue (%d)\n", ret);
	return ret;
}
621
EXPORT_SYMBOL_GPL(dw_spi_resume_host);
622 623 624 625

MODULE_AUTHOR("Feng Tang <feng.tang@intel.com>");
MODULE_DESCRIPTION("Driver for DesignWare SPI controller core");
MODULE_LICENSE("GPL v2");
新手
引导
客服 返回
顶部