devicetree.c 8.4 KB
Newer Older
1 2 3 4
/*
 * Architecture specific OF callbacks.
 */
#include <linux/bootmem.h>
5
#include <linux/export.h>
6
#include <linux/io.h>
7
#include <linux/irqdomain.h>
8
#include <linux/interrupt.h>
9 10 11
#include <linux/list.h>
#include <linux/of.h>
#include <linux/of_fdt.h>
12
#include <linux/of_address.h>
13
#include <linux/of_platform.h>
14
#include <linux/of_irq.h>
15
#include <linux/slab.h>
16 17
#include <linux/pci.h>
#include <linux/of_pci.h>
18
#include <linux/initrd.h>
19

20
#include <asm/hpet.h>
21
#include <asm/apic.h>
22
#include <asm/pci_x86.h>
23

24
__initdata u64 initial_dtb;
25
char __initdata cmd_line[COMMAND_LINE_SIZE];
26

27 28
int __initdata of_ioapic;

29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
unsigned long pci_address_to_pio(phys_addr_t address)
{
	/*
	 * The ioport address can be directly used by inX / outX
	 */
	BUG_ON(address >= (1 << 16));
	return (unsigned long)address;
}
EXPORT_SYMBOL_GPL(pci_address_to_pio);

void __init early_init_dt_scan_chosen_arch(unsigned long node)
{
	BUG();
}

void __init early_init_dt_add_memory_arch(u64 base, u64 size)
{
	BUG();
}

void * __init early_init_dt_alloc_memory_arch(u64 size, u64 align)
{
	return __alloc_bootmem(size, align, __pa(MAX_DMA_ADDRESS));
}

54
#ifdef CONFIG_BLK_DEV_INITRD
55
void __init early_init_dt_setup_initrd_arch(u64 start, u64 end)
56 57 58 59 60 61 62
{
	initrd_start = (unsigned long)__va(start);
	initrd_end = (unsigned long)__va(end);
	initrd_below_start_ok = 1;
}
#endif

63 64
void __init add_dtb(u64 data)
{
65 66 67
	initial_dtb = data + offsetof(struct setup_data, data);
}

68 69 70 71 72 73 74 75 76 77 78 79
/*
 * CE4100 ids. Will be moved to machine_device_initcall() once we have it.
 */
static struct of_device_id __initdata ce4100_ids[] = {
	{ .compatible = "intel,ce4100-cp", },
	{ .compatible = "isa", },
	{ .compatible = "pci", },
	{},
};

static int __init add_bus_probe(void)
{
80
	if (!of_have_populated_dt())
81 82 83 84 85 86
		return 0;

	return of_platform_bus_probe(NULL, ce4100_ids, NULL);
}
module_init(add_bus_probe);

87
#ifdef CONFIG_PCI
88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus)
{
	struct device_node *np;

	for_each_node_by_type(np, "pci") {
		const void *prop;
		unsigned int bus_min;

		prop = of_get_property(np, "bus-range", NULL);
		if (!prop)
			continue;
		bus_min = be32_to_cpup(prop);
		if (bus->number == bus_min)
			return np;
	}
	return NULL;
}

106 107
static int x86_of_pci_irq_enable(struct pci_dev *dev)
{
108
	struct of_phandle_args oirq;
109 110 111 112 113 114 115 116 117 118
	u32 virq;
	int ret;
	u8 pin;

	ret = pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin);
	if (ret)
		return ret;
	if (!pin)
		return 0;

119
	ret = of_irq_parse_pci(dev, &oirq);
120 121 122
	if (ret)
		return ret;

123
	virq = irq_create_of_mapping(&oirq);
124 125 126 127 128 129 130 131 132 133
	if (virq == 0)
		return -EINVAL;
	dev->irq = virq;
	return 0;
}

static void x86_of_pci_irq_disable(struct pci_dev *dev)
{
}

134
void x86_of_pci_init(void)
135 136 137 138 139 140
{
	pcibios_enable_irq = x86_of_pci_irq_enable;
	pcibios_disable_irq = x86_of_pci_irq_disable;
}
#endif

141 142
static void __init dtb_setup_hpet(void)
{
143
#ifdef CONFIG_HPET_TIMER
144 145 146 147 148 149 150 151 152 153 154 155 156
	struct device_node *dn;
	struct resource r;
	int ret;

	dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-hpet");
	if (!dn)
		return;
	ret = of_address_to_resource(dn, 0, &r);
	if (ret) {
		WARN_ON(1);
		return;
	}
	hpet_address = r.start;
157
#endif
158 159
}

160 161 162
static void __init dtb_lapic_setup(void)
{
#ifdef CONFIG_X86_LOCAL_APIC
163 164 165 166 167 168
	struct device_node *dn;
	struct resource r;
	int ret;

	dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-lapic");
	if (!dn)
169 170
		return;

171 172 173 174 175 176 177 178 179
	ret = of_address_to_resource(dn, 0, &r);
	if (WARN_ON(ret))
		return;

	/* Did the boot loader setup the local APIC ? */
	if (!cpu_has_apic) {
		if (apic_force_enable(r.start))
			return;
	}
180 181
	smp_found_config = 1;
	pic_mode = 1;
182
	register_lapic_address(r.start);
183
	generic_processor_info(boot_cpu_physical_apicid,
184
			       GET_APIC_VERSION(apic_read(APIC_LVR)));
185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227
#endif
}

#ifdef CONFIG_X86_IO_APIC
static unsigned int ioapic_id;

static void __init dtb_add_ioapic(struct device_node *dn)
{
	struct resource r;
	int ret;

	ret = of_address_to_resource(dn, 0, &r);
	if (ret) {
		printk(KERN_ERR "Can't obtain address from node %s.\n",
				dn->full_name);
		return;
	}
	mp_register_ioapic(++ioapic_id, r.start, gsi_top);
}

static void __init dtb_ioapic_setup(void)
{
	struct device_node *dn;

	for_each_compatible_node(dn, NULL, "intel,ce4100-ioapic")
		dtb_add_ioapic(dn);

	if (nr_ioapics) {
		of_ioapic = 1;
		return;
	}
	printk(KERN_ERR "Error: No information about IO-APIC in OF.\n");
}
#else
static void __init dtb_ioapic_setup(void) {}
#endif

static void __init dtb_apic_setup(void)
{
	dtb_lapic_setup();
	dtb_ioapic_setup();
}

228 229
#ifdef CONFIG_OF_FLATTREE
static void __init x86_flattree_get_config(void)
230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257
{
	u32 size, map_len;
	void *new_dtb;

	if (!initial_dtb)
		return;

	map_len = max(PAGE_SIZE - (initial_dtb & ~PAGE_MASK),
			(u64)sizeof(struct boot_param_header));

	initial_boot_params = early_memremap(initial_dtb, map_len);
	size = be32_to_cpu(initial_boot_params->totalsize);
	if (map_len < size) {
		early_iounmap(initial_boot_params, map_len);
		initial_boot_params = early_memremap(initial_dtb, size);
		map_len = size;
	}

	new_dtb = alloc_bootmem(size);
	memcpy(new_dtb, initial_boot_params, size);
	early_iounmap(initial_boot_params, map_len);

	initial_boot_params = new_dtb;

	/* root level address cells */
	of_scan_flat_dt(early_init_dt_scan_root, NULL);

	unflatten_device_tree();
258 259 260 261 262
}
#else
static inline void x86_flattree_get_config(void) { }
#endif

263
void __init x86_dtb_init(void)
264 265 266 267 268 269
{
	x86_flattree_get_config();

	if (!of_have_populated_dt())
		return;

270
	dtb_setup_hpet();
271
	dtb_apic_setup();
272
}
273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305

#ifdef CONFIG_X86_IO_APIC

struct of_ioapic_type {
	u32 out_type;
	u32 trigger;
	u32 polarity;
};

static struct of_ioapic_type of_ioapic_type[] =
{
	{
		.out_type	= IRQ_TYPE_EDGE_RISING,
		.trigger	= IOAPIC_EDGE,
		.polarity	= 1,
	},
	{
		.out_type	= IRQ_TYPE_LEVEL_LOW,
		.trigger	= IOAPIC_LEVEL,
		.polarity	= 0,
	},
	{
		.out_type	= IRQ_TYPE_LEVEL_HIGH,
		.trigger	= IOAPIC_LEVEL,
		.polarity	= 1,
	},
	{
		.out_type	= IRQ_TYPE_EDGE_FALLING,
		.trigger	= IOAPIC_EDGE,
		.polarity	= 0,
	},
};

306 307 308 309
static int ioapic_xlate(struct irq_domain *domain,
			struct device_node *controller,
			const u32 *intspec, u32 intsize,
			irq_hw_number_t *out_hwirq, u32 *out_type)
310 311 312
{
	struct io_apic_irq_attr attr;
	struct of_ioapic_type *it;
313 314
	u32 line, idx;
	int rc;
315

316
	if (WARN_ON(intsize < 2))
317 318
		return -EINVAL;

319
	line = intspec[0];
320

321
	if (intspec[1] >= ARRAY_SIZE(of_ioapic_type))
322 323
		return -EINVAL;

324
	it = &of_ioapic_type[intspec[1]];
325

326
	idx = (u32) domain->host_data;
327 328
	set_io_apic_irq_attr(&attr, idx, line, it->trigger, it->polarity);

329 330 331 332 333 334 335 336
	rc = io_apic_setup_irq_pin_once(irq_find_mapping(domain, line),
					cpu_to_node(0), &attr);
	if (rc)
		return rc;

	*out_hwirq = line;
	*out_type = it->out_type;
	return 0;
337 338
}

339 340 341 342
const struct irq_domain_ops ioapic_irq_domain_ops = {
	.xlate = ioapic_xlate,
};

343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364
static void dt_add_ioapic_domain(unsigned int ioapic_num,
		struct device_node *np)
{
	struct irq_domain *id;
	struct mp_ioapic_gsi *gsi_cfg;
	int ret;
	int num;

	gsi_cfg = mp_ioapic_gsi_routing(ioapic_num);
	num = gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1;

	id = irq_domain_add_linear(np, num, &ioapic_irq_domain_ops,
			(void *)ioapic_num);
	BUG_ON(!id);
	if (gsi_cfg->gsi_base == 0) {
		/*
		 * The first NR_IRQS_LEGACY irq descs are allocated in
		 * early_irq_init() and need just a mapping. The
		 * remaining irqs need both. All of them are preallocated
		 * and assigned so we can keep the 1:1 mapping which the ioapic
		 * is having.
		 */
365
		irq_domain_associate_many(id, 0, 0, NR_IRQS_LEGACY);
366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381

		if (num > NR_IRQS_LEGACY) {
			ret = irq_create_strict_mappings(id, NR_IRQS_LEGACY,
					NR_IRQS_LEGACY, num - NR_IRQS_LEGACY);
			if (ret)
				pr_err("Error creating mapping for the "
						"remaining IRQs: %d\n", ret);
		}
		irq_set_default_host(id);
	} else {
		ret = irq_create_strict_mappings(id, gsi_cfg->gsi_base, 0, num);
		if (ret)
			pr_err("Error creating IRQ mapping: %d\n", ret);
	}
}

382 383 384 385 386 387 388 389 390 391 392 393 394
static void __init ioapic_add_ofnode(struct device_node *np)
{
	struct resource r;
	int i, ret;

	ret = of_address_to_resource(np, 0, &r);
	if (ret) {
		printk(KERN_ERR "Failed to obtain address for %s\n",
				np->full_name);
		return;
	}

	for (i = 0; i < nr_ioapics; i++) {
395
		if (r.start == mpc_ioapic_addr(i)) {
396
			dt_add_ioapic_domain(i, np);
397 398 399 400 401 402 403 404 405 406
			return;
		}
	}
	printk(KERN_ERR "IOxAPIC at %s is not registered.\n", np->full_name);
}

void __init x86_add_irq_domains(void)
{
	struct device_node *dp;

407
	if (!of_have_populated_dt())
408 409 410 411 412 413 414 415 416 417
		return;

	for_each_node_with_property(dp, "interrupt-controller") {
		if (of_device_is_compatible(dp, "intel,ce4100-ioapic"))
			ioapic_add_ofnode(dp);
	}
}
#else
void __init x86_add_irq_domains(void) { }
#endif