qcom-msm8660-surf.dts 1.4 KB
Newer Older
1 2 3 4
/dts-v1/;

/include/ "skeleton.dtsi"

5 6
#include <dt-bindings/clock/qcom,gcc-msm8660.h>

7 8 9 10 11
/ {
	model = "Qualcomm MSM8660 SURF";
	compatible = "qcom,msm8660-surf", "qcom,msm8660";
	interrupt-parent = <&intc>;

S
Stephen Boyd 已提交
12
	intc: interrupt-controller@2080000 {
13 14
		compatible = "qcom,msm-8660-qgic";
		interrupt-controller;
15
		#interrupt-cells = <3>;
16 17 18 19
		reg = < 0x02080000 0x1000 >,
		      < 0x02081000 0x1000 >;
	};

20
	timer@2000000 {
21 22 23 24 25 26 27
		compatible = "qcom,scss-timer", "qcom,msm-timer";
		interrupts = <1 0 0x301>,
			     <1 1 0x301>,
			     <1 2 0x301>;
		reg = <0x02000000 0x100>;
		clock-frequency = <27000000>,
				  <32768>;
S
Stephen Boyd 已提交
28 29 30
		cpu-offset = <0x40000>;
	};

31 32
	msmgpio: gpio@800000 {
		compatible = "qcom,msm-gpio";
33
		reg = <0x00800000 0x4000>;
34 35 36
		gpio-controller;
		#gpio-cells = <2>;
		ngpio = <173>;
37
		interrupts = <0 16 0x4>;
38 39 40 41
		interrupt-controller;
		#interrupt-cells = <2>;
	};

42 43 44 45 46 47 48
	gcc: clock-controller@900000 {
		compatible = "qcom,gcc-msm8660";
		#clock-cells = <1>;
		#reset-cells = <1>;
		reg = <0x900000 0x4000>;
	};

49
	serial@19c40000 {
50
		compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
51 52
		reg = <0x19c40000 0x1000>,
		      <0x19c00000 0x1000>;
53
		interrupts = <0 195 0x0>;
54 55
		clocks = <&gcc GSBI12_UART_CLK>, <&gcc GSBI12_H_CLK>;
		clock-names = "core", "iface";
56
	};
D
David Brown 已提交
57 58 59 60 61 62

	qcom,ssbi@500000 {
		compatible = "qcom,ssbi";
		reg = <0x500000 0x1000>;
		qcom,controller-type = "pmic-arbiter";
	};
63
};