setup.c 13.2 KB
Newer Older
1 2 3 4 5 6 7 8 9
/*
 * Copyright (C) 2007 Atmel Corporation.
 * Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
 *
 * Under GPLv2
 */

#include <linux/module.h>
#include <linux/io.h>
10
#include <linux/mm.h>
11
#include <linux/pm.h>
12
#include <linux/of_address.h>
13
#include <linux/pinctrl/machine.h>
14
#include <linux/clk/at91_pmc.h>
15

16
#include <asm/system_misc.h>
17 18 19 20
#include <asm/mach/map.h>

#include <mach/hardware.h>
#include <mach/cpu.h>
21
#include <mach/at91_dbgu.h>
22

23
#include "at91_shdwc.h"
24 25
#include "soc.h"
#include "generic.h"
26
#include "pm.h"
27

28 29 30 31 32 33 34 35 36
struct at91_init_soc __initdata at91_boot_soc;

struct at91_socinfo at91_soc_initdata;
EXPORT_SYMBOL(at91_soc_initdata);

void __init at91rm9200_set_type(int type)
{
	if (type == ARCH_REVISON_9200_PQFP)
		at91_soc_initdata.subtype = AT91_SOC_RM9200_PQFP;
37 38 39 40 41
	else
		at91_soc_initdata.subtype = AT91_SOC_RM9200_BGA;

	pr_info("AT91: filled in soc subtype: %s\n",
		at91_get_soc_subtype(&at91_soc_initdata));
42
}
43

44 45 46 47 48 49 50 51
void __init at91_init_irq_default(void)
{
	at91_init_interrupts(at91_boot_soc.default_irq_priority);
}

void __init at91_init_interrupts(unsigned int *priority)
{
	/* Initialize the AIC interrupt controller */
52
	at91_aic_init(priority, at91_boot_soc.extern_irq);
53 54 55 56 57

	/* Enable GPIO interrupts */
	at91_gpio_irq_setup();
}

58
void __iomem *at91_ramc_base[2];
59
EXPORT_SYMBOL_GPL(at91_ramc_base);
60 61 62 63 64 65 66 67 68 69 70 71

void __init at91_ioremap_ramc(int id, u32 addr, u32 size)
{
	if (id < 0 || id > 1) {
		pr_emerg("Wrong RAM controller id (%d), cannot continue\n", id);
		BUG();
	}
	at91_ramc_base[id] = ioremap(addr, size);
	if (!at91_ramc_base[id])
		panic("Impossible to ioremap ramc.%d 0x%x\n", id, addr);
}

72 73 74 75 76 77
static struct map_desc sram_desc[2] __initdata;

void __init at91_init_sram(int bank, unsigned long base, unsigned int length)
{
	struct map_desc *desc = &sram_desc[bank];

78
	desc->virtual = (unsigned long)AT91_IO_VIRT_BASE - length;
79 80 81 82 83
	if (bank > 0)
		desc->virtual -= sram_desc[bank - 1].length;

	desc->pfn = __phys_to_pfn(base);
	desc->length = length;
84
	desc->type = MT_MEMORY_RWX_NONCACHED;
85 86 87 88 89 90 91

	pr_info("AT91: sram at 0x%lx of 0x%x mapped at 0x%lx\n",
		base, length, desc->virtual);

	iotable_init(desc, 1);
}

92
static struct map_desc at91_io_desc __initdata __maybe_unused = {
93
	.virtual	= (unsigned long)AT91_VA_BASE_SYS,
94 95 96 97 98
	.pfn		= __phys_to_pfn(AT91_BASE_SYS),
	.length		= SZ_16K,
	.type		= MT_DEVICE,
};

99
static void __init soc_detect(u32 dbgu_base)
100
{
101 102 103 104
	u32 cidr, socid;

	cidr = __raw_readl(AT91_IO_P2V(dbgu_base) + AT91_DBGU_CIDR);
	socid = cidr & ~AT91_CIDR_VERSION;
105

106 107 108
	switch (socid) {
	case ARCH_ID_AT91RM9200:
		at91_soc_initdata.type = AT91_SOC_RM9200;
109
		if (at91_soc_initdata.subtype == AT91_SOC_SUBTYPE_UNKNOWN)
110
			at91_soc_initdata.subtype = AT91_SOC_RM9200_BGA;
111
		at91_boot_soc = at91rm9200_soc;
112 113 114 115
		break;

	case ARCH_ID_AT91SAM9260:
		at91_soc_initdata.type = AT91_SOC_SAM9260;
116
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
117
		at91_boot_soc = at91sam9260_soc;
118 119 120 121
		break;

	case ARCH_ID_AT91SAM9261:
		at91_soc_initdata.type = AT91_SOC_SAM9261;
122
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
123
		at91_boot_soc = at91sam9261_soc;
124 125 126 127
		break;

	case ARCH_ID_AT91SAM9263:
		at91_soc_initdata.type = AT91_SOC_SAM9263;
128
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
129
		at91_boot_soc = at91sam9263_soc;
130 131 132 133
		break;

	case ARCH_ID_AT91SAM9G20:
		at91_soc_initdata.type = AT91_SOC_SAM9G20;
134
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
135
		at91_boot_soc = at91sam9260_soc;
136 137 138 139 140 141
		break;

	case ARCH_ID_AT91SAM9G45:
		at91_soc_initdata.type = AT91_SOC_SAM9G45;
		if (cidr == ARCH_ID_AT91SAM9G45ES)
			at91_soc_initdata.subtype = AT91_SOC_SAM9G45ES;
142
		at91_boot_soc = at91sam9g45_soc;
143 144 145 146
		break;

	case ARCH_ID_AT91SAM9RL64:
		at91_soc_initdata.type = AT91_SOC_SAM9RL;
147
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
148
		at91_boot_soc = at91sam9rl_soc;
149 150 151 152
		break;

	case ARCH_ID_AT91SAM9X5:
		at91_soc_initdata.type = AT91_SOC_SAM9X5;
153
		at91_boot_soc = at91sam9x5_soc;
154
		break;
155 156 157 158 159

	case ARCH_ID_AT91SAM9N12:
		at91_soc_initdata.type = AT91_SOC_SAM9N12;
		at91_boot_soc = at91sam9n12_soc;
		break;
160 161 162 163 164

	case ARCH_ID_SAMA5D3:
		at91_soc_initdata.type = AT91_SOC_SAMA5D3;
		at91_boot_soc = sama5d3_soc;
		break;
165 166 167
	}

	/* at91sam9g10 */
168
	if ((socid & ~AT91_CIDR_EXT) == ARCH_ID_AT91SAM9G10) {
169
		at91_soc_initdata.type = AT91_SOC_SAM9G10;
170
		at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_NONE;
171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
		at91_boot_soc = at91sam9261_soc;
	}
	/* at91sam9xe */
	else if ((cidr & AT91_CIDR_ARCH) == ARCH_FAMILY_AT91SAM9XE) {
		at91_soc_initdata.type = AT91_SOC_SAM9260;
		at91_soc_initdata.subtype = AT91_SOC_SAM9XE;
		at91_boot_soc = at91sam9260_soc;
	}

	if (!at91_soc_is_detected())
		return;

	at91_soc_initdata.cidr = cidr;

	/* sub version of soc */
	at91_soc_initdata.exid = __raw_readl(AT91_IO_P2V(dbgu_base) + AT91_DBGU_EXID);

	if (at91_soc_initdata.type == AT91_SOC_SAM9G45) {
		switch (at91_soc_initdata.exid) {
		case ARCH_EXID_AT91SAM9M10:
			at91_soc_initdata.subtype = AT91_SOC_SAM9M10;
			break;
		case ARCH_EXID_AT91SAM9G46:
			at91_soc_initdata.subtype = AT91_SOC_SAM9G46;
			break;
		case ARCH_EXID_AT91SAM9M11:
			at91_soc_initdata.subtype = AT91_SOC_SAM9M11;
			break;
		}
	}

	if (at91_soc_initdata.type == AT91_SOC_SAM9X5) {
		switch (at91_soc_initdata.exid) {
		case ARCH_EXID_AT91SAM9G15:
			at91_soc_initdata.subtype = AT91_SOC_SAM9G15;
			break;
		case ARCH_EXID_AT91SAM9G35:
			at91_soc_initdata.subtype = AT91_SOC_SAM9G35;
			break;
		case ARCH_EXID_AT91SAM9X35:
			at91_soc_initdata.subtype = AT91_SOC_SAM9X35;
			break;
		case ARCH_EXID_AT91SAM9G25:
			at91_soc_initdata.subtype = AT91_SOC_SAM9G25;
			break;
		case ARCH_EXID_AT91SAM9X25:
			at91_soc_initdata.subtype = AT91_SOC_SAM9X25;
			break;
		}
	}
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235

	if (at91_soc_initdata.type == AT91_SOC_SAMA5D3) {
		switch (at91_soc_initdata.exid) {
		case ARCH_EXID_SAMA5D31:
			at91_soc_initdata.subtype = AT91_SOC_SAMA5D31;
			break;
		case ARCH_EXID_SAMA5D33:
			at91_soc_initdata.subtype = AT91_SOC_SAMA5D33;
			break;
		case ARCH_EXID_SAMA5D34:
			at91_soc_initdata.subtype = AT91_SOC_SAMA5D34;
			break;
		case ARCH_EXID_SAMA5D35:
			at91_soc_initdata.subtype = AT91_SOC_SAMA5D35;
			break;
236 237 238
		case ARCH_EXID_SAMA5D36:
			at91_soc_initdata.subtype = AT91_SOC_SAMA5D36;
			break;
239 240
		}
	}
241 242 243 244 245 246 247 248 249 250 251 252
}

static const char *soc_name[] = {
	[AT91_SOC_RM9200]	= "at91rm9200",
	[AT91_SOC_SAM9260]	= "at91sam9260",
	[AT91_SOC_SAM9261]	= "at91sam9261",
	[AT91_SOC_SAM9263]	= "at91sam9263",
	[AT91_SOC_SAM9G10]	= "at91sam9g10",
	[AT91_SOC_SAM9G20]	= "at91sam9g20",
	[AT91_SOC_SAM9G45]	= "at91sam9g45",
	[AT91_SOC_SAM9RL]	= "at91sam9rl",
	[AT91_SOC_SAM9X5]	= "at91sam9x5",
253
	[AT91_SOC_SAM9N12]	= "at91sam9n12",
254
	[AT91_SOC_SAMA5D3]	= "sama5d3",
255
	[AT91_SOC_UNKNOWN]	= "Unknown",
256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276
};

const char *at91_get_soc_type(struct at91_socinfo *c)
{
	return soc_name[c->type];
}
EXPORT_SYMBOL(at91_get_soc_type);

static const char *soc_subtype_name[] = {
	[AT91_SOC_RM9200_BGA]	= "at91rm9200 BGA",
	[AT91_SOC_RM9200_PQFP]	= "at91rm9200 PQFP",
	[AT91_SOC_SAM9XE]	= "at91sam9xe",
	[AT91_SOC_SAM9G45ES]	= "at91sam9g45es",
	[AT91_SOC_SAM9M10]	= "at91sam9m10",
	[AT91_SOC_SAM9G46]	= "at91sam9g46",
	[AT91_SOC_SAM9M11]	= "at91sam9m11",
	[AT91_SOC_SAM9G15]	= "at91sam9g15",
	[AT91_SOC_SAM9G35]	= "at91sam9g35",
	[AT91_SOC_SAM9X35]	= "at91sam9x35",
	[AT91_SOC_SAM9G25]	= "at91sam9g25",
	[AT91_SOC_SAM9X25]	= "at91sam9x25",
277 278 279 280
	[AT91_SOC_SAMA5D31]	= "sama5d31",
	[AT91_SOC_SAMA5D33]	= "sama5d33",
	[AT91_SOC_SAMA5D34]	= "sama5d34",
	[AT91_SOC_SAMA5D35]	= "sama5d35",
281
	[AT91_SOC_SAMA5D36]	= "sama5d36",
282 283
	[AT91_SOC_SUBTYPE_NONE]	= "None",
	[AT91_SOC_SUBTYPE_UNKNOWN] = "Unknown",
284 285 286 287 288 289 290 291 292 293 294 295 296
};

const char *at91_get_soc_subtype(struct at91_socinfo *c)
{
	return soc_subtype_name[c->subtype];
}
EXPORT_SYMBOL(at91_get_soc_subtype);

void __init at91_map_io(void)
{
	/* Map peripherals */
	iotable_init(&at91_io_desc, 1);

297 298
	at91_soc_initdata.type = AT91_SOC_UNKNOWN;
	at91_soc_initdata.subtype = AT91_SOC_SUBTYPE_UNKNOWN;
299

300
	soc_detect(AT91_BASE_DBGU0);
301
	if (!at91_soc_is_detected())
302
		soc_detect(AT91_BASE_DBGU1);
303 304 305 306 307 308

	if (!at91_soc_is_detected())
		panic("AT91: Impossible to detect the SOC type");

	pr_info("AT91: Detected soc type: %s\n",
		at91_get_soc_type(&at91_soc_initdata));
309 310 311
	if (at91_soc_initdata.subtype != AT91_SOC_SUBTYPE_NONE)
		pr_info("AT91: Detected soc subtype: %s\n",
			at91_get_soc_subtype(&at91_soc_initdata));
312 313 314

	if (!at91_soc_is_enabled())
		panic("AT91: Soc not enabled");
315 316 317 318 319

	if (at91_boot_soc.map_io)
		at91_boot_soc.map_io();
}

320 321 322 323 324 325 326 327 328 329 330 331 332 333 334
void __iomem *at91_shdwc_base = NULL;

static void at91sam9_poweroff(void)
{
	at91_shdwc_write(AT91_SHDW_CR, AT91_SHDW_KEY | AT91_SHDW_SHDW);
}

void __init at91_ioremap_shdwc(u32 base_addr)
{
	at91_shdwc_base = ioremap(base_addr, 16);
	if (!at91_shdwc_base)
		panic("Impossible to ioremap at91_shdwc_base\n");
	pm_power_off = at91sam9_poweroff;
}

335 336 337 338 339 340 341 342 343
void __iomem *at91_rstc_base;

void __init at91_ioremap_rstc(u32 base_addr)
{
	at91_rstc_base = ioremap(base_addr, 16);
	if (!at91_rstc_base)
		panic("Impossible to ioremap at91_rstc_base\n");
}

344
void __iomem *at91_matrix_base;
345
EXPORT_SYMBOL_GPL(at91_matrix_base);
346 347 348 349 350 351 352 353

void __init at91_ioremap_matrix(u32 base_addr)
{
	at91_matrix_base = ioremap(base_addr, 512);
	if (!at91_matrix_base)
		panic("Impossible to ioremap at91_matrix_base\n");
}

354
#if defined(CONFIG_OF) && !defined(CONFIG_ARCH_AT91X40)
355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375
static struct of_device_id rstc_ids[] = {
	{ .compatible = "atmel,at91sam9260-rstc", .data = at91sam9_alt_restart },
	{ .compatible = "atmel,at91sam9g45-rstc", .data = at91sam9g45_restart },
	{ /*sentinel*/ }
};

static void at91_dt_rstc(void)
{
	struct device_node *np;
	const struct of_device_id *of_id;

	np = of_find_matching_node(NULL, rstc_ids);
	if (!np)
		panic("unable to find compatible rstc node in dtb\n");

	at91_rstc_base = of_iomap(np, 0);
	if (!at91_rstc_base)
		panic("unable to map rstc cpu registers\n");

	of_id = of_match_node(rstc_ids, np);
	if (!of_id)
376
		panic("AT91: rtsc no restart function available\n");
377 378 379 380 381 382

	arm_pm_restart = of_id->data;

	of_node_put(np);
}

383
static struct of_device_id ramc_ids[] = {
384 385 386
	{ .compatible = "atmel,at91rm9200-sdramc", .data = at91rm9200_standby },
	{ .compatible = "atmel,at91sam9260-sdramc", .data = at91sam9_sdram_standby },
	{ .compatible = "atmel,at91sam9g45-ddramc", .data = at91_ddr_standby },
387 388 389 390 391 392
	{ /*sentinel*/ }
};

static void at91_dt_ramc(void)
{
	struct device_node *np;
393
	const struct of_device_id *of_id;
394 395 396

	np = of_find_matching_node(NULL, ramc_ids);
	if (!np)
397
		panic("unable to find compatible ram controller node in dtb\n");
398 399 400 401 402 403 404

	at91_ramc_base[0] = of_iomap(np, 0);
	if (!at91_ramc_base[0])
		panic("unable to map ramc[0] cpu registers\n");
	/* the controller may have 2 banks */
	at91_ramc_base[1] = of_iomap(np, 1);

405 406 407 408 409 410
	of_id = of_match_node(ramc_ids, np);
	if (!of_id)
		pr_warn("AT91: ramc no standby function available\n");
	else
		at91_pm_set_standby(of_id->data);

411 412 413
	of_node_put(np);
}

414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452
static struct of_device_id shdwc_ids[] = {
	{ .compatible = "atmel,at91sam9260-shdwc", },
	{ .compatible = "atmel,at91sam9rl-shdwc", },
	{ .compatible = "atmel,at91sam9x5-shdwc", },
	{ /*sentinel*/ }
};

static const char *shdwc_wakeup_modes[] = {
	[AT91_SHDW_WKMODE0_NONE]	= "none",
	[AT91_SHDW_WKMODE0_HIGH]	= "high",
	[AT91_SHDW_WKMODE0_LOW]		= "low",
	[AT91_SHDW_WKMODE0_ANYLEVEL]	= "any",
};

const int at91_dtget_shdwc_wakeup_mode(struct device_node *np)
{
	const char *pm;
	int err, i;

	err = of_property_read_string(np, "atmel,wakeup-mode", &pm);
	if (err < 0)
		return AT91_SHDW_WKMODE0_ANYLEVEL;

	for (i = 0; i < ARRAY_SIZE(shdwc_wakeup_modes); i++)
		if (!strcasecmp(pm, shdwc_wakeup_modes[i]))
			return i;

	return -ENODEV;
}

static void at91_dt_shdwc(void)
{
	struct device_node *np;
	int wakeup_mode;
	u32 reg;
	u32 mode = 0;

	np = of_find_matching_node(NULL, shdwc_ids);
	if (!np) {
453
		pr_debug("AT91: unable to find compatible shutdown (shdwc) controller node in dtb\n");
454 455 456 457 458 459 460 461 462 463 464 465 466 467 468
		return;
	}

	at91_shdwc_base = of_iomap(np, 0);
	if (!at91_shdwc_base)
		panic("AT91: unable to map shdwc cpu registers\n");

	wakeup_mode = at91_dtget_shdwc_wakeup_mode(np);
	if (wakeup_mode < 0) {
		pr_warn("AT91: shdwc unknown wakeup mode\n");
		goto end;
	}

	if (!of_property_read_u32(np, "atmel,wakeup-counter", &reg)) {
		if (reg > AT91_SHDW_CPTWK0_MAX) {
469
			pr_warn("AT91: shdwc wakeup counter 0x%x > 0x%x reduce it to 0x%x\n",
470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489
				reg, AT91_SHDW_CPTWK0_MAX, AT91_SHDW_CPTWK0_MAX);
			reg = AT91_SHDW_CPTWK0_MAX;
		}
		mode |= AT91_SHDW_CPTWK0_(reg);
	}

	if (of_property_read_bool(np, "atmel,wakeup-rtc-timer"))
			mode |= AT91_SHDW_RTCWKEN;

	if (of_property_read_bool(np, "atmel,wakeup-rtt-timer"))
			mode |= AT91_SHDW_RTTWKEN;

	at91_shdwc_write(AT91_SHDW_MR, wakeup_mode | mode);

end:
	pm_power_off = at91sam9_poweroff;

	of_node_put(np);
}

490 491 492 493 494 495 496 497
void __init at91rm9200_dt_initialize(void)
{
	at91_dt_ramc();

	/* Init clock subsystem */
	at91_dt_clock_init();

	/* Register the processor-specific clocks */
498 499
	if (at91_boot_soc.register_clocks)
		at91_boot_soc.register_clocks();
500 501 502 503

	at91_boot_soc.init();
}

504 505
void __init at91_dt_initialize(void)
{
506
	at91_dt_rstc();
507
	at91_dt_ramc();
508
	at91_dt_shdwc();
509 510

	/* Init clock subsystem */
511
	at91_dt_clock_init();
512 513

	/* Register the processor-specific clocks */
514 515
	if (at91_boot_soc.register_clocks)
		at91_boot_soc.register_clocks();
516

517 518
	if (at91_boot_soc.init)
		at91_boot_soc.init();
519 520 521
}
#endif

522 523
void __init at91_initialize(unsigned long main_clock)
{
524 525
	at91_boot_soc.ioremap_registers();

526 527 528
	/* Init clock subsystem */
	at91_clock_init(main_clock);

529 530 531
	/* Register the processor-specific clocks */
	at91_boot_soc.register_clocks();

532
	at91_boot_soc.init();
533 534

	pinctrl_provide_dummies();
535
}