r8a7790-lager.dts 7.6 KB
Newer Older
1 2 3
/*
 * Device Tree Source for the Lager board
 *
4 5
 * Copyright (C) 2013-2014 Renesas Solutions Corp.
 * Copyright (C) 2014 Cogent Embedded, Inc.
6 7 8 9 10 11 12
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

/dts-v1/;
13
#include "r8a7790.dtsi"
14
#include <dt-bindings/gpio/gpio.h>
15
#include <dt-bindings/input/input.h>
16 17 18 19 20

/ {
	model = "Lager";
	compatible = "renesas,lager", "renesas,r8a7790";

21 22 23 24 25
	aliases {
		serial6 = &scif0;
		serial7 = &scif1;
	};

26
	chosen {
27
		bootargs = "console=ttySC6,115200 ignore_loglevel rw root=/dev/nfs ip=dhcp";
28
		stdout-path = &scifa0;
29 30 31 32
	};

	memory@40000000 {
		device_type = "memory";
33
		reg = <0 0x40000000 0 0x40000000>;
34 35
	};

36
	memory@140000000 {
37
		device_type = "memory";
38
		reg = <1 0x40000000 0 0xc0000000>;
39 40
	};

41 42 43 44
	lbsc {
		#address-cells = <1>;
		#size-cells = <1>;
	};
45

46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
	gpio_keys {
		compatible = "gpio-keys";

		button@1 {
			linux,code = <KEY_1>;
			label = "SW2-1";
			gpio-key,wakeup;
			debounce-interval = <20>;
			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
		};
		button@2 {
			linux,code = <KEY_2>;
			label = "SW2-2";
			gpio-key,wakeup;
			debounce-interval = <20>;
			gpios = <&gpio1 24 GPIO_ACTIVE_LOW>;
		};
		button@3 {
			linux,code = <KEY_3>;
			label = "SW2-3";
			gpio-key,wakeup;
			debounce-interval = <20>;
			gpios = <&gpio1 26 GPIO_ACTIVE_LOW>;
		};
		button@4 {
			linux,code = <KEY_4>;
			label = "SW2-4";
			gpio-key,wakeup;
			debounce-interval = <20>;
			gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
		};
	};

79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
	leds {
		compatible = "gpio-leds";
		led6 {
			gpios = <&gpio4 22 GPIO_ACTIVE_HIGH>;
		};
		led7 {
			gpios = <&gpio4 23 GPIO_ACTIVE_HIGH>;
		};
		led8 {
			gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
		};
	};

	fixedregulator3v3: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};
100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147

	vcc_sdhi0: regulator@1 {
		compatible = "regulator-fixed";

		regulator-name = "SDHI0 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio5 24 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	vccq_sdhi0: regulator@2 {
		compatible = "regulator-gpio";

		regulator-name = "SDHI0 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

		gpios = <&gpio5 29 GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1
			  1800000 0>;
	};

	vcc_sdhi2: regulator@3 {
		compatible = "regulator-fixed";

		regulator-name = "SDHI2 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio5 25 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	vccq_sdhi2: regulator@4 {
		compatible = "regulator-gpio";

		regulator-name = "SDHI2 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

		gpios = <&gpio5 30 GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1
			  1800000 0>;
	};
148 149
};

150 151 152 153
&extal_clk {
	clock-frequency = <20000000>;
};

154
&pfc {
155
	pinctrl-0 = <&du_pins>;
156 157
	pinctrl-names = "default";

158 159 160 161 162
	du_pins: du {
		renesas,groups = "du_rgb666", "du_sync_1", "du_clk_out_0";
		renesas,function = "du";
	};

163 164 165 166 167
	scif0_pins: serial0 {
		renesas,groups = "scif0_data";
		renesas,function = "scif0";
	};

168 169 170 171 172 173 174 175 176 177
	ether_pins: ether {
		renesas,groups = "eth_link", "eth_mdio", "eth_rmii";
		renesas,function = "eth";
	};

	phy1_pins: phy1 {
		renesas,groups = "intc_irq0";
		renesas,function = "intc";
	};

178 179 180 181 182
	scif1_pins: serial1 {
		renesas,groups = "scif1_data";
		renesas,function = "scif1";
	};

183
	sdhi0_pins: sd0 {
184
		renesas,groups = "sdhi0_data4", "sdhi0_ctrl";
185 186 187 188
		renesas,function = "sdhi0";
	};

	sdhi2_pins: sd2 {
189
		renesas,groups = "sdhi2_data4", "sdhi2_ctrl";
190 191 192
		renesas,function = "sdhi2";
	};

193 194 195 196
	mmc1_pins: mmc1 {
		renesas,groups = "mmc1_data8", "mmc1_ctrl";
		renesas,function = "mmc1";
	};
197

198
	qspi_pins: spi0 {
199 200 201
		renesas,groups = "qspi_ctrl", "qspi_data4";
		renesas,function = "qspi";
	};
202 203 204 205 206 207

	msiof1_pins: spi2 {
		renesas,groups = "msiof1_clk", "msiof1_sync", "msiof1_rx",
				 "msiof1_tx";
		renesas,function = "msiof1";
	};
208

209 210 211
	iic1_pins: iic1 {
		renesas,groups = "iic1";
		renesas,function = "iic1";
212 213
	};

214 215 216
	iic2_pins: iic2 {
		renesas,groups = "iic2";
		renesas,function = "iic2";
217 218
	};

219 220 221
	iic3_pins: iic3 {
		renesas,groups = "iic3";
		renesas,function = "iic3";
222
	};
223 224 225 226 227 228 229 230 231 232 233 234 235 236 237

	usb0_pins: usb0 {
		renesas,groups = "usb0";
		renesas,function = "usb0";
	};

	usb1_pins: usb1 {
		renesas,groups = "usb1";
		renesas,function = "usb1";
	};

	usb2_pins: usb2 {
		renesas,groups = "usb2";
		renesas,function = "usb2";
	};
238 239 240 241 242

	vin1_pins: vin {
		renesas,groups = "vin1_data8", "vin1_clk";
		renesas,function = "vin1";
	};
243 244
};

245 246 247 248 249 250 251 252 253 254 255 256
&ether {
	pinctrl-0 = <&ether_pins &phy1_pins>;
	pinctrl-names = "default";

	phy-handle = <&phy1>;
	renesas,ether-link-active-low;
	status = "ok";

	phy1: ethernet-phy@1 {
		reg = <1>;
		interrupt-parent = <&irqc0>;
		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
257
		micrel,led-mode = <1>;
258 259 260
	};
};

261 262 263 264
&cmt0 {
	status = "ok";
};

265 266 267 268 269 270 271 272
&mmcif1 {
	pinctrl-0 = <&mmc1_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&fixedregulator3v3>;
	bus-width = <8>;
	non-removable;
	status = "okay";
273
};
274 275 276 277

&sata1 {
	status = "okay";
};
278

279
&qspi {
280 281 282 283 284 285 286 287 288 289 290
	pinctrl-0 = <&qspi_pins>;
	pinctrl-names = "default";

	status = "okay";

	flash: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl512s";
		reg = <0>;
		spi-max-frequency = <30000000>;
291 292
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310
		m25p,fast-read;

		partition@0 {
			label = "loader";
			reg = <0x00000000 0x00040000>;
			read-only;
		};
		partition@40000 {
			label = "user";
			reg = <0x00040000 0x00400000>;
			read-only;
		};
		partition@440000 {
			label = "flash";
			reg = <0x00440000 0x03bc0000>;
		};
	};
};
311

312 313 314 315 316 317 318 319 320 321 322 323 324 325
&scif0 {
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";

	status = "okay";
};

&scif1 {
	pinctrl-0 = <&scif1_pins>;
	pinctrl-names = "default";

	status = "okay";
};

326 327 328 329 330 331 332 333 334 335 336 337 338 339 340
&msiof1 {
	pinctrl-0 = <&msiof1_pins>;
	pinctrl-names = "default";

	status = "okay";

	pmic: pmic@0 {
		compatible = "renesas,r2a11302ft";
		reg = <0>;
		spi-max-frequency = <6000000>;
		spi-cpol;
		spi-cpha;
	};
};

341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359
&sdhi0 {
	pinctrl-0 = <&sdhi0_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&vcc_sdhi0>;
	vqmmc-supply = <&vccq_sdhi0>;
	cd-gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&sdhi2 {
	pinctrl-0 = <&sdhi2_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&vcc_sdhi2>;
	vqmmc-supply = <&vccq_sdhi2>;
	cd-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
	status = "okay";
};
360

361 362 363
&cpu0 {
	cpu0-supply = <&vdd_dvfs>;
};
364

365
&iic0	{
366 367 368
	status = "ok";
};

369
&iic1	{
370
	status = "ok";
371
	pinctrl-0 = <&iic1_pins>;
372
	pinctrl-names = "default";
373 374
};

375
&iic2	{
376
	status = "ok";
377
	pinctrl-0 = <&iic2_pins>;
378
	pinctrl-names = "default";
379 380 381 382 383 384 385 386 387 388 389 390 391

	composite-in@20 {
		compatible = "adi,adv7180";
		reg = <0x20>;
		remote = <&vin1>;

		port {
			adv7180: endpoint {
				bus-width = <8>;
				remote-endpoint = <&vin1ep0>;
			};
		};
	};
392 393
};

394
&iic3 {
395
	pinctrl-names = "default";
396
	pinctrl-0 = <&iic3_pins>;
397 398 399
	status = "okay";

	vdd_dvfs: regulator@68 {
400
		compatible = "dlg,da9210";
401 402 403 404 405 406 407
		reg = <0x68>;

		regulator-min-microvolt = <1000000>;
		regulator-max-microvolt = <1000000>;
		regulator-boot-on;
		regulator-always-on;
	};
408
};
409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426

&pci0 {
	status = "okay";
	pinctrl-0 = <&usb0_pins>;
	pinctrl-names = "default";
};

&pci1 {
	status = "okay";
	pinctrl-0 = <&usb1_pins>;
	pinctrl-names = "default";
};

&pci2 {
	status = "okay";
	pinctrl-0 = <&usb2_pins>;
	pinctrl-names = "default";
};
427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444

/* composite video input */
&vin1 {
	pinctrl-0 = <&vin1_pins>;
	pinctrl-names = "default";

	status = "ok";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		vin1ep0: endpoint {
			remote-endpoint = <&adv7180>;
			bus-width = <8>;
		};
	};
};