imx6qdl.dtsi 19.5 KB
Newer Older
S
Shawn Guo 已提交
1 2 3 4 5 6 7 8 9 10 11 12
/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

13
#include "skeleton.dtsi"
S
Shawn Guo 已提交
14 15 16

/ {
	aliases {
17 18 19 20 21
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart3;
		serial3 = &uart4;
		serial4 = &uart5;
S
Shawn Guo 已提交
22 23 24 25 26 27 28
		gpio0 = &gpio1;
		gpio1 = &gpio2;
		gpio2 = &gpio3;
		gpio3 = &gpio4;
		gpio4 = &gpio5;
		gpio5 = &gpio6;
		gpio6 = &gpio7;
S
Shawn Guo 已提交
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67
	};

	intc: interrupt-controller@00a01000 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		#address-cells = <1>;
		#size-cells = <1>;
		interrupt-controller;
		reg = <0x00a01000 0x1000>,
		      <0x00a00100 0x100>;
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <0>;

		ckil {
			compatible = "fsl,imx-ckil", "fixed-clock";
			clock-frequency = <32768>;
		};

		ckih1 {
			compatible = "fsl,imx-ckih1", "fixed-clock";
			clock-frequency = <0>;
		};

		osc {
			compatible = "fsl,imx-osc", "fixed-clock";
			clock-frequency = <24000000>;
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&intc>;
		ranges;

68 69 70
		dma-apbh@00110000 {
			compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
			reg = <0x00110000 0x2000>;
71
			clocks = <&clks 106>;
72 73
		};

74
		gpmi: gpmi-nand@00112000 {
75 76 77 78 79 80 81 82 83 84 85 86 87
			compatible = "fsl,imx6q-gpmi-nand";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
			reg-names = "gpmi-nand", "bch";
			interrupts = <0 13 0x04>, <0 15 0x04>;
			interrupt-names = "gpmi-dma", "bch";
			clocks = <&clks 152>, <&clks 153>, <&clks 151>,
				 <&clks 150>, <&clks 149>;
			clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
				      "gpmi_bch_apb", "per1_bch";
			fsl,gpmi-dma-channel = <0>;
			status = "disabled";
88 89
		};

S
Shawn Guo 已提交
90
		timer@00a00600 {
91 92 93
			compatible = "arm,cortex-a9-twd-timer";
			reg = <0x00a00600 0x20>;
			interrupts = <1 13 0xf01>;
S
Shawn Guo 已提交
94 95 96 97 98 99 100 101 102 103
		};

		L2: l2-cache@00a02000 {
			compatible = "arm,pl310-cache";
			reg = <0x00a02000 0x1000>;
			interrupts = <0 92 0x04>;
			cache-unified;
			cache-level = <2>;
		};

D
Dirk Behme 已提交
104 105 106 107 108
		pmu {
			compatible = "arm,cortex-a9-pmu";
			interrupts = <0 94 0x04>;
		};

S
Shawn Guo 已提交
109 110 111 112 113 114 115 116 117 118 119 120 121 122
		aips-bus@02000000 { /* AIPS1 */
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x02000000 0x100000>;
			ranges;

			spba-bus@02000000 {
				compatible = "fsl,spba-bus", "simple-bus";
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0x02000000 0x40000>;
				ranges;

123
				spdif: spdif@02004000 {
S
Shawn Guo 已提交
124 125 126 127
					reg = <0x02004000 0x4000>;
					interrupts = <0 52 0x04>;
				};

128
				ecspi1: ecspi@02008000 {
S
Shawn Guo 已提交
129 130 131 132 133
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x02008000 0x4000>;
					interrupts = <0 31 0x04>;
134 135
					clocks = <&clks 112>, <&clks 112>;
					clock-names = "ipg", "per";
S
Shawn Guo 已提交
136 137 138
					status = "disabled";
				};

139
				ecspi2: ecspi@0200c000 {
S
Shawn Guo 已提交
140 141 142 143 144
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x0200c000 0x4000>;
					interrupts = <0 32 0x04>;
145 146
					clocks = <&clks 113>, <&clks 113>;
					clock-names = "ipg", "per";
S
Shawn Guo 已提交
147 148 149
					status = "disabled";
				};

150
				ecspi3: ecspi@02010000 {
S
Shawn Guo 已提交
151 152 153 154 155
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x02010000 0x4000>;
					interrupts = <0 33 0x04>;
156 157
					clocks = <&clks 114>, <&clks 114>;
					clock-names = "ipg", "per";
S
Shawn Guo 已提交
158 159 160
					status = "disabled";
				};

161
				ecspi4: ecspi@02014000 {
S
Shawn Guo 已提交
162 163 164 165 166
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x02014000 0x4000>;
					interrupts = <0 34 0x04>;
167 168
					clocks = <&clks 115>, <&clks 115>;
					clock-names = "ipg", "per";
S
Shawn Guo 已提交
169 170 171
					status = "disabled";
				};

172
				uart1: serial@02020000 {
S
Shawn Guo 已提交
173 174 175
					compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
					reg = <0x02020000 0x4000>;
					interrupts = <0 26 0x04>;
176 177
					clocks = <&clks 160>, <&clks 161>;
					clock-names = "ipg", "per";
S
Shawn Guo 已提交
178 179 180
					status = "disabled";
				};

181
				esai: esai@02024000 {
S
Shawn Guo 已提交
182 183 184 185
					reg = <0x02024000 0x4000>;
					interrupts = <0 51 0x04>;
				};

186 187
				ssi1: ssi@02028000 {
					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
S
Shawn Guo 已提交
188 189
					reg = <0x02028000 0x4000>;
					interrupts = <0 46 0x04>;
190
					clocks = <&clks 178>;
191 192 193
					fsl,fifo-depth = <15>;
					fsl,ssi-dma-events = <38 37>;
					status = "disabled";
S
Shawn Guo 已提交
194 195
				};

196 197
				ssi2: ssi@0202c000 {
					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
S
Shawn Guo 已提交
198 199
					reg = <0x0202c000 0x4000>;
					interrupts = <0 47 0x04>;
200
					clocks = <&clks 179>;
201 202 203
					fsl,fifo-depth = <15>;
					fsl,ssi-dma-events = <42 41>;
					status = "disabled";
S
Shawn Guo 已提交
204 205
				};

206 207
				ssi3: ssi@02030000 {
					compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
S
Shawn Guo 已提交
208 209
					reg = <0x02030000 0x4000>;
					interrupts = <0 48 0x04>;
210
					clocks = <&clks 180>;
211 212 213
					fsl,fifo-depth = <15>;
					fsl,ssi-dma-events = <46 45>;
					status = "disabled";
S
Shawn Guo 已提交
214 215
				};

216
				asrc: asrc@02034000 {
S
Shawn Guo 已提交
217 218 219 220 221 222 223 224 225
					reg = <0x02034000 0x4000>;
					interrupts = <0 50 0x04>;
				};

				spba@0203c000 {
					reg = <0x0203c000 0x4000>;
				};
			};

226
			vpu: vpu@02040000 {
S
Shawn Guo 已提交
227 228 229 230 231 232 233 234
				reg = <0x02040000 0x3c000>;
				interrupts = <0 3 0x04 0 12 0x04>;
			};

			aipstz@0207c000 { /* AIPSTZ1 */
				reg = <0x0207c000 0x4000>;
			};

235
			pwm1: pwm@02080000 {
S
Sascha Hauer 已提交
236 237
				#pwm-cells = <2>;
				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
S
Shawn Guo 已提交
238 239
				reg = <0x02080000 0x4000>;
				interrupts = <0 83 0x04>;
S
Sascha Hauer 已提交
240 241
				clocks = <&clks 62>, <&clks 145>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
242 243
			};

244
			pwm2: pwm@02084000 {
S
Sascha Hauer 已提交
245 246
				#pwm-cells = <2>;
				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
S
Shawn Guo 已提交
247 248
				reg = <0x02084000 0x4000>;
				interrupts = <0 84 0x04>;
S
Sascha Hauer 已提交
249 250
				clocks = <&clks 62>, <&clks 146>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
251 252
			};

253
			pwm3: pwm@02088000 {
S
Sascha Hauer 已提交
254 255
				#pwm-cells = <2>;
				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
S
Shawn Guo 已提交
256 257
				reg = <0x02088000 0x4000>;
				interrupts = <0 85 0x04>;
S
Sascha Hauer 已提交
258 259
				clocks = <&clks 62>, <&clks 147>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
260 261
			};

262
			pwm4: pwm@0208c000 {
S
Sascha Hauer 已提交
263 264
				#pwm-cells = <2>;
				compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
S
Shawn Guo 已提交
265 266
				reg = <0x0208c000 0x4000>;
				interrupts = <0 86 0x04>;
S
Sascha Hauer 已提交
267 268
				clocks = <&clks 62>, <&clks 148>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
269 270
			};

271
			can1: flexcan@02090000 {
S
Shawn Guo 已提交
272 273 274 275
				reg = <0x02090000 0x4000>;
				interrupts = <0 110 0x04>;
			};

276
			can2: flexcan@02094000 {
S
Shawn Guo 已提交
277 278 279 280
				reg = <0x02094000 0x4000>;
				interrupts = <0 111 0x04>;
			};

281
			gpt: gpt@02098000 {
S
Shawn Guo 已提交
282 283 284 285 286
				compatible = "fsl,imx6q-gpt";
				reg = <0x02098000 0x4000>;
				interrupts = <0 55 0x04>;
			};

287
			gpio1: gpio@0209c000 {
288
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
289 290 291 292 293
				reg = <0x0209c000 0x4000>;
				interrupts = <0 66 0x04 0 67 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
294
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
295 296
			};

297
			gpio2: gpio@020a0000 {
298
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
299 300 301 302 303
				reg = <0x020a0000 0x4000>;
				interrupts = <0 68 0x04 0 69 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
304
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
305 306
			};

307
			gpio3: gpio@020a4000 {
308
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
309 310 311 312 313
				reg = <0x020a4000 0x4000>;
				interrupts = <0 70 0x04 0 71 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
314
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
315 316
			};

317
			gpio4: gpio@020a8000 {
318
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
319 320 321 322 323
				reg = <0x020a8000 0x4000>;
				interrupts = <0 72 0x04 0 73 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
324
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
325 326
			};

327
			gpio5: gpio@020ac000 {
328
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
329 330 331 332 333
				reg = <0x020ac000 0x4000>;
				interrupts = <0 74 0x04 0 75 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
334
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
335 336
			};

337
			gpio6: gpio@020b0000 {
338
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
339 340 341 342 343
				reg = <0x020b0000 0x4000>;
				interrupts = <0 76 0x04 0 77 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
344
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
345 346
			};

347
			gpio7: gpio@020b4000 {
348
				compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
S
Shawn Guo 已提交
349 350 351 352 353
				reg = <0x020b4000 0x4000>;
				interrupts = <0 78 0x04 0 79 0x04>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
354
				#interrupt-cells = <2>;
S
Shawn Guo 已提交
355 356
			};

357
			kpp: kpp@020b8000 {
S
Shawn Guo 已提交
358 359 360 361
				reg = <0x020b8000 0x4000>;
				interrupts = <0 82 0x04>;
			};

362
			wdog1: wdog@020bc000 {
S
Shawn Guo 已提交
363 364 365
				compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
				reg = <0x020bc000 0x4000>;
				interrupts = <0 80 0x04>;
366
				clocks = <&clks 0>;
S
Shawn Guo 已提交
367 368
			};

369
			wdog2: wdog@020c0000 {
S
Shawn Guo 已提交
370 371 372
				compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
				reg = <0x020c0000 0x4000>;
				interrupts = <0 81 0x04>;
373
				clocks = <&clks 0>;
S
Shawn Guo 已提交
374 375 376
				status = "disabled";
			};

377
			clks: ccm@020c4000 {
S
Shawn Guo 已提交
378 379 380
				compatible = "fsl,imx6q-ccm";
				reg = <0x020c4000 0x4000>;
				interrupts = <0 87 0x04 0 88 0x04>;
381
				#clock-cells = <1>;
S
Shawn Guo 已提交
382 383
			};

384 385
			anatop: anatop@020c8000 {
				compatible = "fsl,imx6q-anatop", "syscon", "simple-bus";
S
Shawn Guo 已提交
386 387
				reg = <0x020c8000 0x1000>;
				interrupts = <0 49 0x04 0 54 0x04 0 127 0x04>;
388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430

				regulator-1p1@110 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd1p1";
					regulator-min-microvolt = <800000>;
					regulator-max-microvolt = <1375000>;
					regulator-always-on;
					anatop-reg-offset = <0x110>;
					anatop-vol-bit-shift = <8>;
					anatop-vol-bit-width = <5>;
					anatop-min-bit-val = <4>;
					anatop-min-voltage = <800000>;
					anatop-max-voltage = <1375000>;
				};

				regulator-3p0@120 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd3p0";
					regulator-min-microvolt = <2800000>;
					regulator-max-microvolt = <3150000>;
					regulator-always-on;
					anatop-reg-offset = <0x120>;
					anatop-vol-bit-shift = <8>;
					anatop-vol-bit-width = <5>;
					anatop-min-bit-val = <0>;
					anatop-min-voltage = <2625000>;
					anatop-max-voltage = <3400000>;
				};

				regulator-2p5@130 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd2p5";
					regulator-min-microvolt = <2000000>;
					regulator-max-microvolt = <2750000>;
					regulator-always-on;
					anatop-reg-offset = <0x130>;
					anatop-vol-bit-shift = <8>;
					anatop-vol-bit-width = <5>;
					anatop-min-bit-val = <0>;
					anatop-min-voltage = <2000000>;
					anatop-max-voltage = <2750000>;
				};

431
				reg_arm: regulator-vddcore@140 {
432 433 434 435 436 437 438 439
					compatible = "fsl,anatop-regulator";
					regulator-name = "cpu";
					regulator-min-microvolt = <725000>;
					regulator-max-microvolt = <1450000>;
					regulator-always-on;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <0>;
					anatop-vol-bit-width = <5>;
440 441 442
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <24>;
					anatop-delay-bit-width = <2>;
443 444 445 446 447
					anatop-min-bit-val = <1>;
					anatop-min-voltage = <725000>;
					anatop-max-voltage = <1450000>;
				};

448
				reg_pu: regulator-vddpu@140 {
449 450 451 452 453 454 455 456
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddpu";
					regulator-min-microvolt = <725000>;
					regulator-max-microvolt = <1450000>;
					regulator-always-on;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <9>;
					anatop-vol-bit-width = <5>;
457 458 459
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <26>;
					anatop-delay-bit-width = <2>;
460 461 462 463 464
					anatop-min-bit-val = <1>;
					anatop-min-voltage = <725000>;
					anatop-max-voltage = <1450000>;
				};

465
				reg_soc: regulator-vddsoc@140 {
466 467 468 469 470 471 472 473
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddsoc";
					regulator-min-microvolt = <725000>;
					regulator-max-microvolt = <1450000>;
					regulator-always-on;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <18>;
					anatop-vol-bit-width = <5>;
474 475 476
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <28>;
					anatop-delay-bit-width = <2>;
477 478 479 480
					anatop-min-bit-val = <1>;
					anatop-min-voltage = <725000>;
					anatop-max-voltage = <1450000>;
				};
S
Shawn Guo 已提交
481 482
			};

483 484
			usbphy1: usbphy@020c9000 {
				compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
S
Shawn Guo 已提交
485 486
				reg = <0x020c9000 0x1000>;
				interrupts = <0 44 0x04>;
487
				clocks = <&clks 182>;
S
Shawn Guo 已提交
488 489
			};

490 491
			usbphy2: usbphy@020ca000 {
				compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
S
Shawn Guo 已提交
492 493
				reg = <0x020ca000 0x1000>;
				interrupts = <0 45 0x04>;
494
				clocks = <&clks 183>;
S
Shawn Guo 已提交
495 496 497
			};

			snvs@020cc000 {
S
Shawn Guo 已提交
498 499 500 501 502 503 504 505 506 507
				compatible = "fsl,sec-v4.0-mon", "simple-bus";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x020cc000 0x4000>;

				snvs-rtc-lp@34 {
					compatible = "fsl,sec-v4.0-mon-rtc-lp";
					reg = <0x34 0x58>;
					interrupts = <0 19 0x04 0 20 0x04>;
				};
S
Shawn Guo 已提交
508 509
			};

510
			epit1: epit@020d0000 { /* EPIT1 */
S
Shawn Guo 已提交
511 512 513 514
				reg = <0x020d0000 0x4000>;
				interrupts = <0 56 0x04>;
			};

515
			epit2: epit@020d4000 { /* EPIT2 */
S
Shawn Guo 已提交
516 517 518 519
				reg = <0x020d4000 0x4000>;
				interrupts = <0 57 0x04>;
			};

520
			src: src@020d8000 {
S
Shawn Guo 已提交
521 522 523 524 525
				compatible = "fsl,imx6q-src";
				reg = <0x020d8000 0x4000>;
				interrupts = <0 91 0x04 0 96 0x04>;
			};

526
			gpc: gpc@020dc000 {
S
Shawn Guo 已提交
527 528 529 530 531
				compatible = "fsl,imx6q-gpc";
				reg = <0x020dc000 0x4000>;
				interrupts = <0 89 0x04 0 90 0x04>;
			};

532 533 534 535 536
			gpr: iomuxc-gpr@020e0000 {
				compatible = "fsl,imx6q-iomuxc-gpr", "syscon";
				reg = <0x020e0000 0x38>;
			};

537
			dcic1: dcic@020e4000 {
S
Shawn Guo 已提交
538 539 540 541
				reg = <0x020e4000 0x4000>;
				interrupts = <0 124 0x04>;
			};

542
			dcic2: dcic@020e8000 {
S
Shawn Guo 已提交
543 544 545 546
				reg = <0x020e8000 0x4000>;
				interrupts = <0 125 0x04>;
			};

547
			sdma: sdma@020ec000 {
S
Shawn Guo 已提交
548 549 550
				compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
				reg = <0x020ec000 0x4000>;
				interrupts = <0 2 0x04>;
551 552
				clocks = <&clks 155>, <&clks 155>;
				clock-names = "ipg", "ahb";
553
				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
S
Shawn Guo 已提交
554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572
			};
		};

		aips-bus@02100000 { /* AIPS2 */
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x02100000 0x100000>;
			ranges;

			caam@02100000 {
				reg = <0x02100000 0x40000>;
				interrupts = <0 105 0x04 0 106 0x04>;
			};

			aipstz@0217c000 { /* AIPSTZ2 */
				reg = <0x0217c000 0x4000>;
			};

573
			usbotg: usb@02184000 {
574 575 576
				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
				reg = <0x02184000 0x200>;
				interrupts = <0 43 0x04>;
577
				clocks = <&clks 162>;
578
				fsl,usbphy = <&usbphy1>;
579
				fsl,usbmisc = <&usbmisc 0>;
580 581 582
				status = "disabled";
			};

583
			usbh1: usb@02184200 {
584 585 586
				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
				reg = <0x02184200 0x200>;
				interrupts = <0 40 0x04>;
587
				clocks = <&clks 162>;
588
				fsl,usbphy = <&usbphy2>;
589
				fsl,usbmisc = <&usbmisc 1>;
590 591 592
				status = "disabled";
			};

593
			usbh2: usb@02184400 {
594 595 596
				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
				reg = <0x02184400 0x200>;
				interrupts = <0 41 0x04>;
597
				clocks = <&clks 162>;
598
				fsl,usbmisc = <&usbmisc 2>;
599 600 601
				status = "disabled";
			};

602
			usbh3: usb@02184600 {
603 604 605
				compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
				reg = <0x02184600 0x200>;
				interrupts = <0 42 0x04>;
606
				clocks = <&clks 162>;
607
				fsl,usbmisc = <&usbmisc 3>;
608 609 610
				status = "disabled";
			};

611
			usbmisc: usbmisc: usbmisc@02184800 {
612 613 614 615 616 617
				#index-cells = <1>;
				compatible = "fsl,imx6q-usbmisc";
				reg = <0x02184800 0x200>;
				clocks = <&clks 162>;
			};

618
			fec: ethernet@02188000 {
S
Shawn Guo 已提交
619 620 621
				compatible = "fsl,imx6q-fec";
				reg = <0x02188000 0x4000>;
				interrupts = <0 118 0x04 0 119 0x04>;
622
				clocks = <&clks 117>, <&clks 117>, <&clks 190>;
623
				clock-names = "ipg", "ahb", "ptp";
S
Shawn Guo 已提交
624 625 626 627 628 629 630 631
				status = "disabled";
			};

			mlb@0218c000 {
				reg = <0x0218c000 0x4000>;
				interrupts = <0 53 0x04 0 117 0x04 0 126 0x04>;
			};

632
			usdhc1: usdhc@02190000 {
S
Shawn Guo 已提交
633 634 635
				compatible = "fsl,imx6q-usdhc";
				reg = <0x02190000 0x4000>;
				interrupts = <0 22 0x04>;
636 637
				clocks = <&clks 163>, <&clks 163>, <&clks 163>;
				clock-names = "ipg", "ahb", "per";
638
				bus-width = <4>;
S
Shawn Guo 已提交
639 640 641
				status = "disabled";
			};

642
			usdhc2: usdhc@02194000 {
S
Shawn Guo 已提交
643 644 645
				compatible = "fsl,imx6q-usdhc";
				reg = <0x02194000 0x4000>;
				interrupts = <0 23 0x04>;
646 647
				clocks = <&clks 164>, <&clks 164>, <&clks 164>;
				clock-names = "ipg", "ahb", "per";
648
				bus-width = <4>;
S
Shawn Guo 已提交
649 650 651
				status = "disabled";
			};

652
			usdhc3: usdhc@02198000 {
S
Shawn Guo 已提交
653 654 655
				compatible = "fsl,imx6q-usdhc";
				reg = <0x02198000 0x4000>;
				interrupts = <0 24 0x04>;
656 657
				clocks = <&clks 165>, <&clks 165>, <&clks 165>;
				clock-names = "ipg", "ahb", "per";
658
				bus-width = <4>;
S
Shawn Guo 已提交
659 660 661
				status = "disabled";
			};

662
			usdhc4: usdhc@0219c000 {
S
Shawn Guo 已提交
663 664 665
				compatible = "fsl,imx6q-usdhc";
				reg = <0x0219c000 0x4000>;
				interrupts = <0 25 0x04>;
666 667
				clocks = <&clks 166>, <&clks 166>, <&clks 166>;
				clock-names = "ipg", "ahb", "per";
668
				bus-width = <4>;
S
Shawn Guo 已提交
669 670 671
				status = "disabled";
			};

672
			i2c1: i2c@021a0000 {
S
Shawn Guo 已提交
673 674
				#address-cells = <1>;
				#size-cells = <0>;
675
				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
S
Shawn Guo 已提交
676 677
				reg = <0x021a0000 0x4000>;
				interrupts = <0 36 0x04>;
678
				clocks = <&clks 125>;
S
Shawn Guo 已提交
679 680 681
				status = "disabled";
			};

682
			i2c2: i2c@021a4000 {
S
Shawn Guo 已提交
683 684
				#address-cells = <1>;
				#size-cells = <0>;
685
				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
S
Shawn Guo 已提交
686 687
				reg = <0x021a4000 0x4000>;
				interrupts = <0 37 0x04>;
688
				clocks = <&clks 126>;
S
Shawn Guo 已提交
689 690 691
				status = "disabled";
			};

692
			i2c3: i2c@021a8000 {
S
Shawn Guo 已提交
693 694
				#address-cells = <1>;
				#size-cells = <0>;
695
				compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
S
Shawn Guo 已提交
696 697
				reg = <0x021a8000 0x4000>;
				interrupts = <0 38 0x04>;
698
				clocks = <&clks 127>;
S
Shawn Guo 已提交
699 700 701 702 703 704 705
				status = "disabled";
			};

			romcp@021ac000 {
				reg = <0x021ac000 0x4000>;
			};

706
			mmdc0: mmdc@021b0000 { /* MMDC0 */
S
Shawn Guo 已提交
707 708 709 710
				compatible = "fsl,imx6q-mmdc";
				reg = <0x021b0000 0x4000>;
			};

711
			mmdc1: mmdc@021b4000 { /* MMDC1 */
S
Shawn Guo 已提交
712 713 714 715 716 717 718 719 720
				reg = <0x021b4000 0x4000>;
			};

			weim@021b8000 {
				reg = <0x021b8000 0x4000>;
				interrupts = <0 14 0x04>;
			};

			ocotp@021bc000 {
721
				compatible = "fsl,imx6q-ocotp";
S
Shawn Guo 已提交
722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739
				reg = <0x021bc000 0x4000>;
			};

			ocotp@021c0000 {
				reg = <0x021c0000 0x4000>;
				interrupts = <0 21 0x04>;
			};

			tzasc@021d0000 { /* TZASC1 */
				reg = <0x021d0000 0x4000>;
				interrupts = <0 108 0x04>;
			};

			tzasc@021d4000 { /* TZASC2 */
				reg = <0x021d4000 0x4000>;
				interrupts = <0 109 0x04>;
			};

740
			audmux: audmux@021d8000 {
741
				compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
S
Shawn Guo 已提交
742
				reg = <0x021d8000 0x4000>;
743
				status = "disabled";
S
Shawn Guo 已提交
744 745 746 747 748 749 750 751 752 753 754 755 756 757 758
			};

			mipi@021dc000 { /* MIPI-CSI */
				reg = <0x021dc000 0x4000>;
			};

			mipi@021e0000 { /* MIPI-DSI */
				reg = <0x021e0000 0x4000>;
			};

			vdoa@021e4000 {
				reg = <0x021e4000 0x4000>;
				interrupts = <0 18 0x04>;
			};

759
			uart2: serial@021e8000 {
S
Shawn Guo 已提交
760 761 762
				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x021e8000 0x4000>;
				interrupts = <0 27 0x04>;
763 764
				clocks = <&clks 160>, <&clks 161>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
765 766 767
				status = "disabled";
			};

768
			uart3: serial@021ec000 {
S
Shawn Guo 已提交
769 770 771
				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x021ec000 0x4000>;
				interrupts = <0 28 0x04>;
772 773
				clocks = <&clks 160>, <&clks 161>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
774 775 776
				status = "disabled";
			};

777
			uart4: serial@021f0000 {
S
Shawn Guo 已提交
778 779 780
				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x021f0000 0x4000>;
				interrupts = <0 29 0x04>;
781 782
				clocks = <&clks 160>, <&clks 161>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
783 784 785
				status = "disabled";
			};

786
			uart5: serial@021f4000 {
S
Shawn Guo 已提交
787 788 789
				compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x021f4000 0x4000>;
				interrupts = <0 30 0x04>;
790 791
				clocks = <&clks 160>, <&clks 161>;
				clock-names = "ipg", "per";
S
Shawn Guo 已提交
792 793 794
				status = "disabled";
			};
		};
S
Sascha Hauer 已提交
795 796 797 798 799 800 801 802 803

		ipu1: ipu@02400000 {
			#crtc-cells = <1>;
			compatible = "fsl,imx6q-ipu";
			reg = <0x02400000 0x400000>;
			interrupts = <0 6 0x4 0 5 0x4>;
			clocks = <&clks 130>, <&clks 131>, <&clks 132>;
			clock-names = "bus", "di0", "di1";
		};
S
Shawn Guo 已提交
804 805
	};
};