kirkwood-ts219.dtsi 1.8 KB
Newer Older
1 2
/ {
	model = "QNAP TS219 family";
3
	compatible = "qnap,ts219", "marvell,kirkwood";
4 5 6 7 8 9 10 11

	memory {
		device_type = "memory";
		reg = <0x00000000 0x20000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200n8";
12
		stdout-path = &uart0;
13 14
	};

15 16 17 18 19 20 21 22 23 24
	mbus {
		pcie-controller {
			status = "okay";

			pcie@1,0 {
				status = "okay";
			};
		};
	};

25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
	ocp@f1000000 {
		i2c@11000 {
			status = "okay";
			clock-frequency = <400000>;

			s35390a: s35390a@30 {
				compatible = "s35390a";
				reg = <0x30>;
			};
		};
		serial@12000 {
			status = "okay";
		};
		serial@12100 {
			status = "okay";
		};
41 42
		poweroff@12100 {
			compatible = "qnap,power-off";
43
			reg = <0x12100 0x100>;
44 45
			clocks = <&gate_clk 7>;
		};
46 47 48 49 50 51
		spi@10600 {
			status = "okay";

			m25p128@0 {
				#address-cells = <1>;
				#size-cells = <1>;
52
				compatible = "m25p128", "jedec,spi-nor";
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
				reg = <0>;
				spi-max-frequency = <20000000>;
				mode = <0>;

				partition@0000000 {
					reg = <0x00000000 0x00080000>;
					label = "U-Boot";
				};

				partition@00200000 {
					reg = <0x00200000 0x00200000>;
					label = "Kernel";
				};

				partition@00400000 {
					reg = <0x00400000 0x00900000>;
					label = "RootFS1";
				};
				partition@00d00000 {
					reg = <0x00d00000 0x00300000>;
					label = "RootFS2";
				};
				partition@00040000 {
					reg = <0x00080000 0x00040000>;
					label = "U-Boot Config";
				};
				partition@000c0000 {
					reg = <0x000c0000 0x00140000>;
					label = "NAS Config";
				};
			};
		};
85
		sata@80000 {
86 87
			pinctrl-0 = <&pmx_sata0 &pmx_sata1>;
			pinctrl-names = "default";
88 89 90
			status = "okay";
			nr-ports = <2>;
		};
91 92
	};
};
93 94 95 96 97 98 99 100 101 102 103 104 105 106 107

&mdio {
	status = "okay";

	ethphy0: ethernet-phy {
                /* overwrite reg property in board file */
	};
};

&eth0 {
	status = "okay";
	ethernet0-port@0 {
		phy-handle = <&ethphy0>;
	};
};