mmu_context.h 8.9 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/*
 * Switch a MMU context.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1996, 1997, 1998, 1999 by Ralf Baechle
 * Copyright (C) 1999 Silicon Graphics, Inc.
 */
#ifndef _ASM_MMU_CONTEXT_H
#define _ASM_MMU_CONTEXT_H

#include <linux/errno.h>
#include <linux/sched.h>
16
#include <linux/smp.h>
L
Linus Torvalds 已提交
17 18
#include <linux/slab.h>
#include <asm/cacheflush.h>
19
#include <asm/hazards.h>
L
Linus Torvalds 已提交
20
#include <asm/tlbflush.h>
21 22 23 24
#ifdef CONFIG_MIPS_MT_SMTC
#include <asm/mipsmtregs.h>
#include <asm/smtc.h>
#endif /* SMTC */
25
#include <asm-generic/mm_hooks.h>
L
Linus Torvalds 已提交
26

27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
#ifdef CONFIG_MIPS_PGD_C0_CONTEXT

#define TLBMISS_HANDLER_SETUP_PGD(pgd)				\
	tlbmiss_handler_setup_pgd((unsigned long)(pgd))

static inline void tlbmiss_handler_setup_pgd(unsigned long pgd)
{
	/* Check for swapper_pg_dir and convert to physical address. */
	if ((pgd & CKSEG3) == CKSEG0)
		pgd = CPHYSADDR(pgd);
	write_c0_context(pgd << 11);
}

#define TLBMISS_HANDLER_SETUP()						\
	do {								\
		TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir);		\
		write_c0_xcontext((unsigned long) smp_processor_id() << 51); \
	} while (0)


static inline unsigned long get_current_pgd(void)
{
	return PHYS_TO_XKSEG_CACHED((read_c0_context() >> 11) & ~0xfffUL);
}

#else /* CONFIG_MIPS_PGD_C0_CONTEXT: using  pgd_current*/

L
Linus Torvalds 已提交
54 55 56 57 58 59 60 61 62 63
/*
 * For the fast tlb miss handlers, we keep a per cpu array of pointers
 * to the current pgd for each processor. Also, the proc. id is stuffed
 * into the context register.
 */
extern unsigned long pgd_current[];

#define TLBMISS_HANDLER_SETUP_PGD(pgd) \
	pgd_current[smp_processor_id()] = (unsigned long)(pgd)

64
#ifdef CONFIG_32BIT
L
Linus Torvalds 已提交
65
#define TLBMISS_HANDLER_SETUP()						\
66
	write_c0_context((unsigned long) smp_processor_id() << 25);	\
67
	back_to_back_c0_hazard();					\
L
Linus Torvalds 已提交
68 69
	TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir)
#endif
R
Ralf Baechle 已提交
70
#ifdef CONFIG_64BIT
L
Linus Torvalds 已提交
71
#define TLBMISS_HANDLER_SETUP()						\
72
	write_c0_context((unsigned long) smp_processor_id() << 26);	\
73
	back_to_back_c0_hazard();					\
L
Linus Torvalds 已提交
74 75
	TLBMISS_HANDLER_SETUP_PGD(swapper_pg_dir)
#endif
76
#endif /* CONFIG_MIPS_PGD_C0_CONTEXT*/
L
Linus Torvalds 已提交
77 78 79 80 81 82 83 84 85 86 87 88 89 90 91
#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)

#define ASID_INC	0x40
#define ASID_MASK	0xfc0

#elif defined(CONFIG_CPU_R8000)

#define ASID_INC	0x10
#define ASID_MASK	0xff0

#elif defined(CONFIG_CPU_RM9000)

#define ASID_INC	0x1
#define ASID_MASK	0xfff

92 93 94 95 96 97 98 99
/* SMTC/34K debug hack - but maybe we'll keep it */
#elif defined(CONFIG_MIPS_MT_SMTC)

#define ASID_INC	0x1
extern unsigned long smtc_asid_mask;
#define ASID_MASK	(smtc_asid_mask)
#define	HW_ASID_MASK	0xff
/* End SMTC/34K debug hack */
L
Linus Torvalds 已提交
100 101 102 103 104 105 106
#else /* FIXME: not correct for R6000 */

#define ASID_INC	0x1
#define ASID_MASK	0xff

#endif

D
David Daney 已提交
107
#define cpu_context(cpu, mm)	((mm)->context.asid[cpu])
L
Linus Torvalds 已提交
108 109 110 111 112 113 114 115 116 117 118 119 120 121
#define cpu_asid(cpu, mm)	(cpu_context((cpu), (mm)) & ASID_MASK)
#define asid_cache(cpu)		(cpu_data[cpu].asid_cache)

static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
{
}

/*
 *  All unused by hardware upper bits will be considered
 *  as a software asid extension.
 */
#define ASID_VERSION_MASK  ((unsigned long)~(ASID_MASK|(ASID_MASK-1)))
#define ASID_FIRST_VERSION ((unsigned long)(~ASID_VERSION_MASK) + 1)

122 123
#ifndef CONFIG_MIPS_MT_SMTC
/* Normal, classic MIPS get_new_mmu_context */
L
Linus Torvalds 已提交
124 125 126 127 128 129 130 131 132 133 134 135 136 137 138
static inline void
get_new_mmu_context(struct mm_struct *mm, unsigned long cpu)
{
	unsigned long asid = asid_cache(cpu);

	if (! ((asid += ASID_INC) & ASID_MASK) ) {
		if (cpu_has_vtag_icache)
			flush_icache_all();
		local_flush_tlb_all();	/* start new asid cycle */
		if (!asid)		/* fix version if needed */
			asid = ASID_FIRST_VERSION;
	}
	cpu_context(cpu, mm) = asid_cache(cpu) = asid;
}

139 140
#else /* CONFIG_MIPS_MT_SMTC */

141
#define get_new_mmu_context(mm, cpu) smtc_get_new_mmu_context((mm), (cpu))
142 143 144

#endif /* CONFIG_MIPS_MT_SMTC */

L
Linus Torvalds 已提交
145 146 147 148 149 150 151 152 153
/*
 * Initialize the context related info for a new mm_struct
 * instance.
 */
static inline int
init_new_context(struct task_struct *tsk, struct mm_struct *mm)
{
	int i;

154
	for_each_online_cpu(i)
L
Linus Torvalds 已提交
155 156 157 158 159 160 161 162 163 164
		cpu_context(i, mm) = 0;

	return 0;
}

static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next,
                             struct task_struct *tsk)
{
	unsigned int cpu = smp_processor_id();
	unsigned long flags;
165 166 167 168
#ifdef CONFIG_MIPS_MT_SMTC
	unsigned long oldasid;
	unsigned long mtflags;
	int mytlb = (smtc_status & SMTC_TLB_SHARED) ? 0 : cpu_data[cpu].vpe_id;
L
Linus Torvalds 已提交
169
	local_irq_save(flags);
170 171 172 173
	mtflags = dvpe();
#else /* Not SMTC */
	local_irq_save(flags);
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
174 175 176 177

	/* Check if our ASID is of an older version and thus invalid */
	if ((cpu_context(cpu, next) ^ asid_cache(cpu)) & ASID_VERSION_MASK)
		get_new_mmu_context(next, cpu);
178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
#ifdef CONFIG_MIPS_MT_SMTC
	/*
	 * If the EntryHi ASID being replaced happens to be
	 * the value flagged at ASID recycling time as having
	 * an extended life, clear the bit showing it being
	 * in use by this "CPU", and if that's the last bit,
	 * free up the ASID value for use and flush any old
	 * instances of it from the TLB.
	 */
	oldasid = (read_c0_entryhi() & ASID_MASK);
	if(smtc_live_asid[mytlb][oldasid]) {
		smtc_live_asid[mytlb][oldasid] &= ~(0x1 << cpu);
		if(smtc_live_asid[mytlb][oldasid] == 0)
			smtc_flush_tlb_asid(oldasid);
	}
	/*
	 * Tread softly on EntryHi, and so long as we support
	 * having ASID_MASK smaller than the hardware maximum,
	 * make sure no "soft" bits become "hard"...
	 */
198 199
	write_c0_entryhi((read_c0_entryhi() & ~HW_ASID_MASK) |
			 cpu_asid(cpu, next));
200 201 202
	ehb(); /* Make sure it propagates to TCStatus */
	evpe(mtflags);
#else
203
	write_c0_entryhi(cpu_asid(cpu, next));
204
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
205 206 207 208 209 210
	TLBMISS_HANDLER_SETUP_PGD(next->pgd);

	/*
	 * Mark current->active_mm as not "active" anymore.
	 * We don't want to mislead possible IPI tlb flush routines.
	 */
211 212
	cpumask_clear_cpu(cpu, mm_cpumask(prev));
	cpumask_set_cpu(cpu, mm_cpumask(next));
L
Linus Torvalds 已提交
213 214 215 216 217 218 219 220 221 222 223 224

	local_irq_restore(flags);
}

/*
 * Destroy context related info for an mm_struct that is about
 * to be put to rest.
 */
static inline void destroy_context(struct mm_struct *mm)
{
}

225
#define deactivate_mm(tsk, mm)	do { } while (0)
L
Linus Torvalds 已提交
226 227 228 229 230 231 232 233 234 235 236

/*
 * After we have set current->mm to a new value, this activates
 * the context for the new mm so we see the new mappings.
 */
static inline void
activate_mm(struct mm_struct *prev, struct mm_struct *next)
{
	unsigned long flags;
	unsigned int cpu = smp_processor_id();

237 238 239 240 241 242
#ifdef CONFIG_MIPS_MT_SMTC
	unsigned long oldasid;
	unsigned long mtflags;
	int mytlb = (smtc_status & SMTC_TLB_SHARED) ? 0 : cpu_data[cpu].vpe_id;
#endif /* CONFIG_MIPS_MT_SMTC */

L
Linus Torvalds 已提交
243 244 245 246 247
	local_irq_save(flags);

	/* Unconditionally get a new ASID.  */
	get_new_mmu_context(next, cpu);

248 249 250 251 252 253
#ifdef CONFIG_MIPS_MT_SMTC
	/* See comments for similar code above */
	mtflags = dvpe();
	oldasid = read_c0_entryhi() & ASID_MASK;
	if(smtc_live_asid[mytlb][oldasid]) {
		smtc_live_asid[mytlb][oldasid] &= ~(0x1 << cpu);
254 255
		if(smtc_live_asid[mytlb][oldasid] == 0)
			 smtc_flush_tlb_asid(oldasid);
256 257 258
	}
	/* See comments for similar code above */
	write_c0_entryhi((read_c0_entryhi() & ~HW_ASID_MASK) |
259
	                 cpu_asid(cpu, next));
260 261 262
	ehb(); /* Make sure it propagates to TCStatus */
	evpe(mtflags);
#else
263
	write_c0_entryhi(cpu_asid(cpu, next));
264
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
265 266 267
	TLBMISS_HANDLER_SETUP_PGD(next->pgd);

	/* mark mmu ownership change */
268 269
	cpumask_clear_cpu(cpu, mm_cpumask(prev));
	cpumask_set_cpu(cpu, mm_cpumask(next));
L
Linus Torvalds 已提交
270 271 272 273 274 275 276 277 278 279 280 281

	local_irq_restore(flags);
}

/*
 * If mm is currently active_mm, we can't really drop it.  Instead,
 * we will get a new one for it.
 */
static inline void
drop_mmu_context(struct mm_struct *mm, unsigned cpu)
{
	unsigned long flags;
282 283 284 285 286 287
#ifdef CONFIG_MIPS_MT_SMTC
	unsigned long oldasid;
	/* Can't use spinlock because called from TLB flush within DVPE */
	unsigned int prevvpe;
	int mytlb = (smtc_status & SMTC_TLB_SHARED) ? 0 : cpu_data[cpu].vpe_id;
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
288 289 290

	local_irq_save(flags);

291
	if (cpumask_test_cpu(cpu, mm_cpumask(mm)))  {
L
Linus Torvalds 已提交
292
		get_new_mmu_context(mm, cpu);
293 294 295 296
#ifdef CONFIG_MIPS_MT_SMTC
		/* See comments for similar code above */
		prevvpe = dvpe();
		oldasid = (read_c0_entryhi() & ASID_MASK);
297 298 299 300
		if (smtc_live_asid[mytlb][oldasid]) {
			smtc_live_asid[mytlb][oldasid] &= ~(0x1 << cpu);
			if(smtc_live_asid[mytlb][oldasid] == 0)
				smtc_flush_tlb_asid(oldasid);
301 302 303 304 305 306 307
		}
		/* See comments for similar code above */
		write_c0_entryhi((read_c0_entryhi() & ~HW_ASID_MASK)
				| cpu_asid(cpu, mm));
		ehb(); /* Make sure it propagates to TCStatus */
		evpe(prevvpe);
#else /* not CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
308
		write_c0_entryhi(cpu_asid(cpu, mm));
309
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
310 311
	} else {
		/* will get a new context next time */
312
#ifndef CONFIG_MIPS_MT_SMTC
L
Linus Torvalds 已提交
313
		cpu_context(cpu, mm) = 0;
314 315 316 317
#else /* SMTC */
		int i;

		/* SMTC shares the TLB (and ASIDs) across VPEs */
318
		for_each_online_cpu(i) {
319 320
		    if((smtc_status & SMTC_TLB_SHARED)
		    || (cpu_data[i].vpe_id == cpu_data[cpu].vpe_id))
321 322 323
			cpu_context(i, mm) = 0;
		}
#endif /* CONFIG_MIPS_MT_SMTC */
L
Linus Torvalds 已提交
324 325 326 327 328
	}
	local_irq_restore(flags);
}

#endif /* _ASM_MMU_CONTEXT_H */