common.h 8.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/*
 * CXL Flash Device Driver
 *
 * Written by: Manoj N. Kumar <manoj@linux.vnet.ibm.com>, IBM Corporation
 *             Matthew R. Ochs <mrochs@linux.vnet.ibm.com>, IBM Corporation
 *
 * Copyright (C) 2015 IBM Corporation
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version
 * 2 of the License, or (at your option) any later version.
 */

#ifndef _CXLFLASH_COMMON_H
#define _CXLFLASH_COMMON_H

18
#include <linux/async.h>
19
#include <linux/irq_poll.h>
20
#include <linux/list.h>
21
#include <linux/rwsem.h>
22 23
#include <linux/types.h>
#include <scsi/scsi.h>
24
#include <scsi/scsi_cmnd.h>
25 26
#include <scsi/scsi_device.h>

27
extern const struct file_operations cxlflash_cxl_fops;
28

29
#define MAX_CONTEXT	CXLFLASH_MAX_CONTEXT	/* num contexts per afu */
30 31 32 33 34
#define MAX_FC_PORTS	CXLFLASH_MAX_FC_PORTS	/* max ports per AFU */
#define LEGACY_FC_PORTS	2			/* legacy ports per AFU */

#define CHAN2PORTBANK(_x)	((_x) >> ilog2(CXLFLASH_NUM_FC_PORTS_PER_BANK))
#define CHAN2BANKPORT(_x)	((_x) & (CXLFLASH_NUM_FC_PORTS_PER_BANK - 1))
35

36 37 38 39
#define CHAN2PORTMASK(_x)	(1 << (_x))	/* channel to port mask */
#define PORTMASK2CHAN(_x)	(ilog2((_x)))	/* port mask to channel */
#define PORTNUM2CHAN(_x)	((_x) - 1)	/* port number to channel */

40
#define CXLFLASH_BLOCK_SIZE	4096		/* 4K blocks */
41 42
#define CXLFLASH_MAX_XFER_SIZE	16777216	/* 16MB transfer */
#define CXLFLASH_MAX_SECTORS	(CXLFLASH_MAX_XFER_SIZE/512)	/* SCSI wants
43 44 45 46 47
								 * max_sectors
								 * in units of
								 * 512 byte
								 * sectors
								 */
48 49 50 51

#define MAX_RHT_PER_CONTEXT (PAGE_SIZE / sizeof(struct sisl_rht_entry))

/* AFU command retry limit */
52
#define MC_RETRY_CNT	5	/* Sufficient for SCSI and certain AFU errors */
53 54

/* Command management definitions */
55
#define CXLFLASH_MAX_CMDS               256
56 57
#define CXLFLASH_MAX_CMDS_PER_LUN       CXLFLASH_MAX_CMDS

58 59 60
/* RRQ for master issued cmds */
#define NUM_RRQ_ENTRY                   CXLFLASH_MAX_CMDS

61 62 63
/* SQ for master issued cmds */
#define NUM_SQ_ENTRY			CXLFLASH_MAX_CMDS

64 65 66
/* Hardware queue definitions */
#define CXLFLASH_DEF_HWQS		1
#define CXLFLASH_MAX_HWQS		8
67 68
#define PRIMARY_HWQ			0

69 70 71

static inline void check_sizes(void)
{
72
	BUILD_BUG_ON_NOT_POWER_OF_2(CXLFLASH_NUM_FC_PORTS_PER_BANK);
73
	BUILD_BUG_ON_NOT_POWER_OF_2(CXLFLASH_MAX_CMDS);
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91
}

/* AFU defines a fixed size of 4K for command buffers (borrow 4K page define) */
#define CMD_BUFSIZE     SIZE_4K

enum cxlflash_lr_state {
	LINK_RESET_INVALID,
	LINK_RESET_REQUIRED,
	LINK_RESET_COMPLETE
};

enum cxlflash_init_state {
	INIT_STATE_NONE,
	INIT_STATE_PCI,
	INIT_STATE_AFU,
	INIT_STATE_SCSI
};

92
enum cxlflash_state {
93 94
	STATE_PROBING,	/* Initial state during probe */
	STATE_PROBED,	/* Temporary state, probe completed but EEH occurred */
95
	STATE_NORMAL,	/* Normal running state, everything good */
96
	STATE_RESET,	/* Reset state, trying to reset/recover */
97 98 99
	STATE_FAILTERM	/* Failed/terminating state, error out users/threads */
};

100 101 102 103 104 105 106
enum cxlflash_hwq_mode {
	HWQ_MODE_RR,	/* Roundrobin (default) */
	HWQ_MODE_TAG,	/* Distribute based on block MQ tag */
	HWQ_MODE_CPU,	/* CPU affinity */
	MAX_HWQ_MODE
};

107 108 109 110 111 112 113 114 115 116 117
/*
 * Each context has its own set of resource handles that is visible
 * only from that context.
 */

struct cxlflash_cfg {
	struct afu *afu;

	struct pci_dev *dev;
	struct pci_device_id *dev_id;
	struct Scsi_Host *host;
118
	int num_fc_ports;
119 120 121 122 123 124 125

	ulong cxlflash_regs_pci;

	struct work_struct work_q;
	enum cxlflash_init_state init_state;
	enum cxlflash_lr_state lr_state;
	int lr_port;
126
	atomic_t scan_host_needed;
127 128 129

	struct cxl_afu *cxl_afu;

M
Matthew R. Ochs 已提交
130 131 132
	atomic_t recovery_threads;
	struct mutex ctx_recovery_mutex;
	struct mutex ctx_tbl_list_mutex;
133
	struct rw_semaphore ioctl_rwsem;
M
Matthew R. Ochs 已提交
134 135 136 137
	struct ctx_info *ctx_tbl[MAX_CONTEXT];
	struct list_head ctx_err_recovery; /* contexts w/ recovery pending */
	struct file_operations cxl_fops;

M
Matthew R. Ochs 已提交
138
	/* Parameters that are LUN table related */
139
	int last_lun_index[MAX_FC_PORTS];
M
Matthew R. Ochs 已提交
140
	int promote_lun_index;
M
Matthew R. Ochs 已提交
141 142
	struct list_head lluns; /* list of llun_info structs */

143
	wait_queue_head_t tmf_waitq;
144
	spinlock_t tmf_slock;
145
	bool tmf_active;
146
	wait_queue_head_t reset_waitq;
147
	enum cxlflash_state state;
148
	async_cookie_t async_reset_cookie;
149 150 151 152 153 154
};

struct afu_cmd {
	struct sisl_ioarcb rcb;	/* IOARCB (cache line aligned) */
	struct sisl_ioasa sa;	/* IOASA must follow IOARCB */
	struct afu *parent;
155
	struct scsi_cmnd *scp;
156
	struct completion cevent;
157
	struct list_head queue;
158
	u32 hwq_index;
159 160 161 162 163 164 165 166 167

	u8 cmd_tmf:1;

	/* As per the SISLITE spec the IOARCB EA has to be 16-byte aligned.
	 * However for performance reasons the IOARCB/IOASA should be
	 * cache line aligned.
	 */
} __aligned(cache_line_size());

168 169 170 171 172 173 174 175 176 177 178 179 180
static inline struct afu_cmd *sc_to_afuc(struct scsi_cmnd *sc)
{
	return PTR_ALIGN(scsi_cmd_priv(sc), __alignof__(struct afu_cmd));
}

static inline struct afu_cmd *sc_to_afucz(struct scsi_cmnd *sc)
{
	struct afu_cmd *afuc = sc_to_afuc(sc);

	memset(afuc, 0, sizeof(*afuc));
	return afuc;
}

181
struct hwq {
182
	/* Stuff requiring alignment go first. */
183 184
	struct sisl_ioarcb sq[NUM_SQ_ENTRY];		/* 16K SQ */
	u64 rrq_entry[NUM_RRQ_ENTRY];			/* 2K RRQ */
185 186 187 188

	/* Beware of alignment till here. Preferably introduce new
	 * fields after this point
	 */
189 190
	struct afu *afu;
	struct cxl_context *ctx;
191
	struct cxl_ioctl_start_work work;
192 193
	struct sisl_host_map __iomem *host_map;		/* MC host map */
	struct sisl_ctrl_map __iomem *ctrl_map;		/* MC control map */
194
	ctx_hndl_t ctx_hndl;	/* master's context handle */
195
	u32 index;		/* Index of this hwq */
196 197

	atomic_t hsq_credits;
198
	spinlock_t hsq_slock;	/* Hardware send queue lock */
199 200 201
	struct sisl_ioarcb *hsq_start;
	struct sisl_ioarcb *hsq_end;
	struct sisl_ioarcb *hsq_curr;
202
	spinlock_t hrrq_slock;
203 204 205 206
	u64 *hrrq_start;
	u64 *hrrq_end;
	u64 *hrrq_curr;
	bool toggle;
207

208
	s64 room;
209 210 211 212 213

	struct irq_poll irqpoll;
} __aligned(cache_line_size());

struct afu {
214
	struct hwq hwqs[CXLFLASH_MAX_HWQS];
215
	int (*send_cmd)(struct afu *, struct afu_cmd *);
216
	int (*context_reset)(struct hwq *);
217 218 219 220 221

	/* AFU HW */
	struct cxlflash_afu_map __iomem *afu_map;	/* entire MMIO map */

	atomic_t cmds_active;	/* Number of currently active AFU commands */
222 223
	u64 hb;
	u32 internal_lun;	/* User-desired LUN mode for this AFU */
224

225 226
	u32 num_hwqs;		/* Number of hardware queues */
	u32 desired_hwqs;	/* Desired h/w queues, effective on AFU reset */
227 228
	enum cxlflash_hwq_mode hwq_mode; /* Steering mode for h/w queues */
	u32 hwq_rr_count;	/* Count to distribute traffic for roundrobin */
229

230
	char version[16];
231 232
	u64 interface_version;

233
	u32 irqpoll_weight;
234 235 236
	struct cxlflash_cfg *parent; /* Pointer back to parent cxlflash_cfg */
};

237 238
static inline struct hwq *get_hwq(struct afu *afu, u32 index)
{
239
	WARN_ON(index >= CXLFLASH_MAX_HWQS);
240 241 242 243

	return &afu->hwqs[index];
}

244 245 246 247 248
static inline bool afu_is_irqpoll_enabled(struct afu *afu)
{
	return !!afu->irqpoll_weight;
}

249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265
static inline bool afu_is_cmd_mode(struct afu *afu, u64 cmd_mode)
{
	u64 afu_cap = afu->interface_version >> SISL_INTVER_CAP_SHIFT;

	return afu_cap & cmd_mode;
}

static inline bool afu_is_sq_cmd_mode(struct afu *afu)
{
	return afu_is_cmd_mode(afu, SISL_INTVER_CAP_SQ_CMD_MODE);
}

static inline bool afu_is_ioarrin_cmd_mode(struct afu *afu)
{
	return afu_is_cmd_mode(afu, SISL_INTVER_CAP_IOARRIN_CMD_MODE);
}

266 267
static inline u64 lun_to_lunid(u64 lun)
{
268
	__be64 lun_id;
269 270

	int_to_scsilun(lun, (struct scsi_lun *)&lun_id);
271
	return be64_to_cpu(lun_id);
272 273
}

274 275
static inline struct fc_port_bank __iomem *get_fc_port_bank(
					    struct cxlflash_cfg *cfg, int i)
276 277 278
{
	struct afu *afu = cfg->afu;

279 280 281 282 283 284 285 286
	return &afu->afu_map->global.bank[CHAN2PORTBANK(i)];
}

static inline __be64 __iomem *get_fc_port_regs(struct cxlflash_cfg *cfg, int i)
{
	struct fc_port_bank __iomem *fcpb = get_fc_port_bank(cfg, i);

	return &fcpb->fc_port_regs[CHAN2BANKPORT(i)][0];
287 288 289 290
}

static inline __be64 __iomem *get_fc_port_luns(struct cxlflash_cfg *cfg, int i)
{
291
	struct fc_port_bank __iomem *fcpb = get_fc_port_bank(cfg, i);
292

293
	return &fcpb->fc_port_luns[CHAN2BANKPORT(i)][0];
294 295
}

296
int cxlflash_afu_sync(struct afu *afu, ctx_hndl_t c, res_hndl_t r, u8 mode);
M
Matthew R. Ochs 已提交
297 298 299
void cxlflash_list_init(void);
void cxlflash_term_global_luns(void);
void cxlflash_free_errpage(void);
300 301 302 303 304
int cxlflash_ioctl(struct scsi_device *sdev, int cmd, void __user *arg);
void cxlflash_stop_term_user_contexts(struct cxlflash_cfg *cfg);
int cxlflash_mark_contexts_error(struct cxlflash_cfg *cfg);
void cxlflash_term_local_luns(struct cxlflash_cfg *cfg);
void cxlflash_restore_luntable(struct cxlflash_cfg *cfg);
M
Matthew R. Ochs 已提交
305

306
#endif /* ifndef _CXLFLASH_COMMON_H */