pata_legacy.c 24.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66
/*
 *   pata-legacy.c - Legacy port PATA/SATA controller driver.
 *   Copyright 2005/2006 Red Hat <alan@redhat.com>, all rights reserved.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; see the file COPYING.  If not, write to
 *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 *   An ATA driver for the legacy ATA ports.
 *
 *   Data Sources:
 *	Opti 82C465/82C611 support: Data sheets at opti-inc.com
 *	HT6560 series:
 *	Promise 20230/20620:
 *		http://www.ryston.cz/petr/vlb/pdc20230b.html
 *		http://www.ryston.cz/petr/vlb/pdc20230c.html
 *		http://www.ryston.cz/petr/vlb/pdc20630.html
 *
 *  Unsupported but docs exist:
 *	Appian/Adaptec AIC25VL01/Cirrus Logic PD7220
 *	Winbond W83759A
 *
 *  This driver handles legacy (that is "ISA/VLB side") IDE ports found
 *  on PC class systems. There are three hybrid devices that are exceptions
 *  The Cyrix 5510/5520 where a pre SFF ATA device is on the bridge and
 *  the MPIIX where the tuning is PCI side but the IDE is "ISA side".
 *
 *  Specific support is included for the ht6560a/ht6560b/opti82c611a/
 *  opti82c465mv/promise 20230c/20630
 *
 *  Use the autospeed and pio_mask options with:
 *	Appian ADI/2 aka CLPD7220 or AIC25VL01.
 *  Use the jumpers, autospeed and set pio_mask to the mode on the jumpers with
 *	Goldstar GM82C711, PIC-1288A-125, UMC 82C871F, Winbond W83759,
 *	Winbond W83759A, Promise PDC20230-B
 *
 *  For now use autospeed and pio_mask as above with the W83759A. This may
 *  change.
 *
 *  TODO
 *	Merge existing pata_qdi driver
 *
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/ata.h>
#include <linux/libata.h>
#include <linux/platform_device.h>

#define DRV_NAME "pata_legacy"
J
Jeff Garzik 已提交
67
#define DRV_VERSION "0.5.5"
68 69 70 71

#define NR_HOST 6

static int legacy_port[NR_HOST] = { 0x1f0, 0x170, 0x1e8, 0x168, 0x1e0, 0x160 };
72
static int legacy_irq[NR_HOST] = { 14, 15, 11, 10, 8, 12 };
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

struct legacy_data {
	unsigned long timing;
	u8 clock[2];
	u8 last;
	int fast;
	struct platform_device *platform_dev;

};

static struct legacy_data legacy_data[NR_HOST];
static struct ata_host *legacy_host[NR_HOST];
static int nr_legacy_host;


static int probe_all;			/* Set to check all ISA port ranges */
static int ht6560a;			/* HT 6560A on primary 1, secondary 2, both 3 */
static int ht6560b;			/* HT 6560A on primary 1, secondary 2, both 3 */
static int opti82c611a;			/* Opti82c611A on primary 1, secondary 2, both 3 */
92
static int opti82c46x;			/* Opti 82c465MV present (pri/sec autodetect) */
93 94
static int autospeed;			/* Chip present which snoops speed changes */
static int pio_mask = 0x1F;		/* PIO range for autospeed devices */
95
static int iordy_mask = 0xFFFFFFFF;	/* Use iordy if available */
96 97 98

/**
 *	legacy_set_mode		-	mode setting
99
 *	@link: IDE link
A
Alan 已提交
100
 *	@unused: Device that failed when error is returned
101 102 103 104 105 106 107 108 109
 *
 *	Use a non standard set_mode function. We don't want to be tuned.
 *
 *	The BIOS configured everything. Our job is not to fiddle. Just use
 *	whatever PIO the hardware is using and leave it at that. When we
 *	get some kind of nice user driven API for control then we can
 *	expand on this as per hdparm in the base kernel.
 */

110
static int legacy_set_mode(struct ata_link *link, struct ata_device **unused)
111
{
112
	struct ata_device *dev;
113

114
	ata_link_for_each_dev(dev, link) {
115
		if (ata_dev_enabled(dev)) {
116
			ata_dev_printk(dev, KERN_INFO, "configured for PIO\n");
117 118 119 120 121 122
			dev->pio_mode = XFER_PIO_0;
			dev->xfer_mode = XFER_PIO_0;
			dev->xfer_shift = ATA_SHIFT_PIO;
			dev->flags |= ATA_DFLAG_PIO;
		}
	}
A
Alan 已提交
123
	return 0;
124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139
}

static struct scsi_host_template legacy_sht = {
	.module			= THIS_MODULE,
	.name			= DRV_NAME,
	.ioctl			= ata_scsi_ioctl,
	.queuecommand		= ata_scsi_queuecmd,
	.can_queue		= ATA_DEF_QUEUE,
	.this_id		= ATA_SHT_THIS_ID,
	.sg_tablesize		= LIBATA_MAX_PRD,
	.cmd_per_lun		= ATA_SHT_CMD_PER_LUN,
	.emulated		= ATA_SHT_EMULATED,
	.use_clustering		= ATA_SHT_USE_CLUSTERING,
	.proc_name		= DRV_NAME,
	.dma_boundary		= ATA_DMA_BOUNDARY,
	.slave_configure	= ata_scsi_slave_config,
140
	.slave_destroy		= ata_scsi_slave_destroy,
141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
	.bios_param		= ata_std_bios_param,
};

/*
 *	These ops are used if the user indicates the hardware
 *	snoops the commands to decide on the mode and handles the
 *	mode selection "magically" itself. Several legacy controllers
 *	do this. The mode range can be set if it is not 0x1F by setting
 *	pio_mask as well.
 */

static struct ata_port_operations simple_port_ops = {
	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
	.error_handler	= ata_bmdma_error_handler,
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
163
	.cable_detect	= ata_cable_40wire,
164 165 166

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
167

T
Tejun Heo 已提交
168
	.data_xfer	= ata_data_xfer_noirq,
169 170 171

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
172
	.irq_on		= ata_irq_on,
173 174 175 176 177 178 179 180 181 182 183 184

	.port_start	= ata_port_start,
};

static struct ata_port_operations legacy_port_ops = {
	.set_mode	= legacy_set_mode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,
185
	.cable_detect	= ata_cable_40wire,
186

187 188
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
189
	.error_handler	= ata_bmdma_error_handler,
190
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
191 192 193

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
194

T
Tejun Heo 已提交
195
	.data_xfer	= ata_data_xfer_noirq,
196 197 198

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
199
	.irq_on		= ata_irq_on,
200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217

	.port_start	= ata_port_start,
};

/*
 *	Promise 20230C and 20620 support
 *
 *	This controller supports PIO0 to PIO2. We set PIO timings conservatively to
 *	allow for 50MHz Vesa Local Bus. The 20620 DMA support is weird being DMA to
 *	controller and PIO'd to the host and not supported.
 */

static void pdc20230_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	int tries = 5;
	int pio = adev->pio_mode - XFER_PIO_0;
	u8 rt;
	unsigned long flags;
218

219
	/* Safe as UP only. Force I/Os to occur together */
220

221
	local_irq_save(flags);
222

223 224 225 226 227 228 229 230 231 232 233 234 235 236
	/* Unlock the control interface */
	do
	{
		inb(0x1F5);
		outb(inb(0x1F2) | 0x80, 0x1F2);
		inb(0x1F2);
		inb(0x3F6);
		inb(0x3F6);
		inb(0x1F2);
		inb(0x1F2);
	}
	while((inb(0x1F2) & 0x80) && --tries);

	local_irq_restore(flags);
237

238 239 240 241 242 243 244 245 246 247 248 249 250 251
	outb(inb(0x1F4) & 0x07, 0x1F4);

	rt = inb(0x1F3);
	rt &= 0x07 << (3 * adev->devno);
	if (pio)
		rt |= (1 + 3 * pio) << (3 * adev->devno);

	udelay(100);
	outb(inb(0x1F2) | 0x01, 0x1F2);
	udelay(100);
	inb(0x1F5);

}

252 253
static unsigned int pdc_data_xfer_vlb(struct ata_device *dev,
				unsigned char *buf, unsigned int buflen, int rw)
254
{
A
Andrew Morton 已提交
255
	if (ata_id_has_dword_io(dev->id)) {
256 257 258 259
		struct ata_port *ap = dev->link->ap;
		int slop = buflen & 3;
		unsigned long flags;

260 261 262
		local_irq_save(flags);

		/* Perform the 32bit I/O synchronization sequence */
T
Tejun Heo 已提交
263 264 265
		ioread8(ap->ioaddr.nsect_addr);
		ioread8(ap->ioaddr.nsect_addr);
		ioread8(ap->ioaddr.nsect_addr);
266 267

		/* Now the data */
268
		if (rw == READ)
T
Tejun Heo 已提交
269
			ioread32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
270 271
		else
			iowrite32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
272 273

		if (unlikely(slop)) {
274 275
			u32 pad;
			if (rw == READ) {
A
Al Viro 已提交
276
				pad = cpu_to_le32(ioread32(ap->ioaddr.data_addr));
277
				memcpy(buf + buflen - slop, &pad, slop);
278 279 280
			} else {
				memcpy(&pad, buf + buflen - slop, slop);
				iowrite32(le32_to_cpu(pad), ap->ioaddr.data_addr);
281
			}
282
			buflen += 4 - slop;
283 284
		}
		local_irq_restore(flags);
285 286 287 288
	} else
		buflen = ata_data_xfer_noirq(dev, buf, buflen, rw);

	return buflen;
289 290 291 292 293 294 295 296 297 298 299
}

static struct ata_port_operations pdc20230_port_ops = {
	.set_piomode	= pdc20230_set_piomode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

300 301
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
302
	.error_handler	= ata_bmdma_error_handler,
303
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
304
	.cable_detect	= ata_cable_40wire,
305 306 307

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
308

309 310 311 312
	.data_xfer	= pdc_data_xfer_vlb,

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
313
	.irq_on		= ata_irq_on,
314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340

	.port_start	= ata_port_start,
};

/*
 *	Holtek 6560A support
 *
 *	This controller supports PIO0 to PIO2 (no IORDY even though higher timings
 *	can be loaded).
 */

static void ht6560a_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	u8 active, recover;
	struct ata_timing t;

	/* Get the timing data in cycles. For now play safe at 50Mhz */
	ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000);

	active = FIT(t.active, 2, 15);
	recover = FIT(t.recover, 4, 15);

	inb(0x3E6);
	inb(0x3E6);
	inb(0x3E6);
	inb(0x3E6);

T
Tejun Heo 已提交
341 342
	iowrite8(recover << 4 | active, ap->ioaddr.device_addr);
	ioread8(ap->ioaddr.status_addr);
343 344 345 346 347 348 349 350 351 352 353
}

static struct ata_port_operations ht6560a_port_ops = {
	.set_piomode	= ht6560a_set_piomode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

354 355
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
356
	.error_handler	= ata_bmdma_error_handler,
357
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
358
	.cable_detect	= ata_cable_40wire,
359 360 361

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
362

T
Tejun Heo 已提交
363
	.data_xfer	= ata_data_xfer,	/* Check vlb/noirq */
364 365 366

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
367
	.irq_on		= ata_irq_on,
368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397

	.port_start	= ata_port_start,
};

/*
 *	Holtek 6560B support
 *
 *	This controller supports PIO0 to PIO4. We honour the BIOS/jumper FIFO setting
 *	unless we see an ATAPI device in which case we force it off.
 *
 *	FIXME: need to implement 2nd channel support.
 */

static void ht6560b_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	u8 active, recover;
	struct ata_timing t;

	/* Get the timing data in cycles. For now play safe at 50Mhz */
	ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000);

	active = FIT(t.active, 2, 15);
	recover = FIT(t.recover, 2, 16);
	recover &= 0x15;

	inb(0x3E6);
	inb(0x3E6);
	inb(0x3E6);
	inb(0x3E6);

T
Tejun Heo 已提交
398
	iowrite8(recover << 4 | active, ap->ioaddr.device_addr);
399 400 401 402 403 404 405 406

	if (adev->class != ATA_DEV_ATA) {
		u8 rconf = inb(0x3E6);
		if (rconf & 0x24) {
			rconf &= ~ 0x24;
			outb(rconf, 0x3E6);
		}
	}
T
Tejun Heo 已提交
407
	ioread8(ap->ioaddr.status_addr);
408 409 410 411 412 413 414 415 416 417 418
}

static struct ata_port_operations ht6560b_port_ops = {
	.set_piomode	= ht6560b_set_piomode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

419 420
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
421
	.error_handler	= ata_bmdma_error_handler,
422
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
423
	.cable_detect	= ata_cable_40wire,
424 425 426

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
427

T
Tejun Heo 已提交
428
	.data_xfer	= ata_data_xfer,	/* FIXME: Check 32bit and noirq */
429 430 431

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
432
	.irq_on		= ata_irq_on,
433 434 435 436 437 438 439

	.port_start	= ata_port_start,
};

/*
 *	Opti core chipset helpers
 */
440

441 442 443 444 445 446 447 448 449 450 451
/**
 *	opti_syscfg	-	read OPTI chipset configuration
 *	@reg: Configuration register to read
 *
 *	Returns the value of an OPTI system board configuration register.
 */

static u8 opti_syscfg(u8 reg)
{
	unsigned long flags;
	u8 r;
452

453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476
	/* Uniprocessor chipset and must force cycles adjancent */
	local_irq_save(flags);
	outb(reg, 0x22);
	r = inb(0x24);
	local_irq_restore(flags);
	return r;
}

/*
 *	Opti 82C611A
 *
 *	This controller supports PIO0 to PIO3.
 */

static void opti82c611a_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	u8 active, recover, setup;
	struct ata_timing t;
	struct ata_device *pair = ata_dev_pair(adev);
	int clock;
	int khz[4] = { 50000, 40000, 33000, 25000 };
	u8 rc;

	/* Enter configuration mode */
T
Tejun Heo 已提交
477 478 479
	ioread16(ap->ioaddr.error_addr);
	ioread16(ap->ioaddr.error_addr);
	iowrite8(3, ap->ioaddr.nsect_addr);
480 481

	/* Read VLB clock strapping */
T
Tejun Heo 已提交
482
	clock = 1000000000 / khz[ioread8(ap->ioaddr.lbah_addr) & 0x03];
483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499

	/* Get the timing data in cycles */
	ata_timing_compute(adev, adev->pio_mode, &t, clock, 1000);

	/* Setup timing is shared */
	if (pair) {
		struct ata_timing tp;
		ata_timing_compute(pair, pair->pio_mode, &tp, clock, 1000);

		ata_timing_merge(&t, &tp, &t, ATA_TIMING_SETUP);
	}

	active = FIT(t.active, 2, 17) - 2;
	recover = FIT(t.recover, 1, 16) - 1;
	setup = FIT(t.setup, 1, 4) - 1;

	/* Select the right timing bank for write timing */
T
Tejun Heo 已提交
500
	rc = ioread8(ap->ioaddr.lbal_addr);
501 502
	rc &= 0x7F;
	rc |= (adev->devno << 7);
T
Tejun Heo 已提交
503
	iowrite8(rc, ap->ioaddr.lbal_addr);
504 505

	/* Write the timings */
T
Tejun Heo 已提交
506
	iowrite8(active << 4 | recover, ap->ioaddr.error_addr);
507 508 509

	/* Select the right bank for read timings, also
	   load the shared timings for address */
T
Tejun Heo 已提交
510
	rc = ioread8(ap->ioaddr.device_addr);
511 512 513
	rc &= 0xC0;
	rc |= adev->devno;	/* Index select */
	rc |= (setup << 4) | 0x04;
T
Tejun Heo 已提交
514
	iowrite8(rc, ap->ioaddr.device_addr);
515 516

	/* Load the read timings */
T
Tejun Heo 已提交
517
	iowrite8(active << 4 | recover, ap->ioaddr.data_addr);
518 519

	/* Ensure the timing register mode is right */
T
Tejun Heo 已提交
520
	rc = ioread8(ap->ioaddr.lbal_addr);
521 522
	rc &= 0x73;
	rc |= 0x84;
T
Tejun Heo 已提交
523
	iowrite8(rc, ap->ioaddr.lbal_addr);
524 525

	/* Exit command mode */
T
Tejun Heo 已提交
526
	iowrite8(0x83,  ap->ioaddr.nsect_addr);
527 528 529 530 531 532 533 534 535 536 537 538
}


static struct ata_port_operations opti82c611a_port_ops = {
	.set_piomode	= opti82c611a_set_piomode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

539 540
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
541
	.error_handler	= ata_bmdma_error_handler,
542
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
543
	.cable_detect	= ata_cable_40wire,
544 545 546

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= ata_qc_issue_prot,
547

T
Tejun Heo 已提交
548
	.data_xfer	= ata_data_xfer,
549 550 551

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
552
	.irq_on		= ata_irq_on,
553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577

	.port_start	= ata_port_start,
};

/*
 *	Opti 82C465MV
 *
 *	This controller supports PIO0 to PIO3. Unlike the 611A the MVB
 *	version is dual channel but doesn't have a lot of unique registers.
 */

static void opti82c46x_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	u8 active, recover, setup;
	struct ata_timing t;
	struct ata_device *pair = ata_dev_pair(adev);
	int clock;
	int khz[4] = { 50000, 40000, 33000, 25000 };
	u8 rc;
	u8 sysclk;

	/* Get the clock */
	sysclk = opti_syscfg(0xAC) & 0xC0;	/* BIOS set */

	/* Enter configuration mode */
T
Tejun Heo 已提交
578 579 580
	ioread16(ap->ioaddr.error_addr);
	ioread16(ap->ioaddr.error_addr);
	iowrite8(3, ap->ioaddr.nsect_addr);
581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600

	/* Read VLB clock strapping */
	clock = 1000000000 / khz[sysclk];

	/* Get the timing data in cycles */
	ata_timing_compute(adev, adev->pio_mode, &t, clock, 1000);

	/* Setup timing is shared */
	if (pair) {
		struct ata_timing tp;
		ata_timing_compute(pair, pair->pio_mode, &tp, clock, 1000);

		ata_timing_merge(&t, &tp, &t, ATA_TIMING_SETUP);
	}

	active = FIT(t.active, 2, 17) - 2;
	recover = FIT(t.recover, 1, 16) - 1;
	setup = FIT(t.setup, 1, 4) - 1;

	/* Select the right timing bank for write timing */
T
Tejun Heo 已提交
601
	rc = ioread8(ap->ioaddr.lbal_addr);
602 603
	rc &= 0x7F;
	rc |= (adev->devno << 7);
T
Tejun Heo 已提交
604
	iowrite8(rc, ap->ioaddr.lbal_addr);
605 606

	/* Write the timings */
T
Tejun Heo 已提交
607
	iowrite8(active << 4 | recover, ap->ioaddr.error_addr);
608 609 610

	/* Select the right bank for read timings, also
	   load the shared timings for address */
T
Tejun Heo 已提交
611
	rc = ioread8(ap->ioaddr.device_addr);
612 613 614
	rc &= 0xC0;
	rc |= adev->devno;	/* Index select */
	rc |= (setup << 4) | 0x04;
T
Tejun Heo 已提交
615
	iowrite8(rc, ap->ioaddr.device_addr);
616 617

	/* Load the read timings */
T
Tejun Heo 已提交
618
	iowrite8(active << 4 | recover, ap->ioaddr.data_addr);
619 620

	/* Ensure the timing register mode is right */
T
Tejun Heo 已提交
621
	rc = ioread8(ap->ioaddr.lbal_addr);
622 623
	rc &= 0x73;
	rc |= 0x84;
T
Tejun Heo 已提交
624
	iowrite8(rc, ap->ioaddr.lbal_addr);
625 626

	/* Exit command mode */
T
Tejun Heo 已提交
627
	iowrite8(0x83,  ap->ioaddr.nsect_addr);
628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670

	/* We need to know this for quad device on the MVB */
	ap->host->private_data = ap;
}

/**
 *	opt82c465mv_qc_issue_prot	-	command issue
 *	@qc: command pending
 *
 *	Called when the libata layer is about to issue a command. We wrap
 *	this interface so that we can load the correct ATA timings. The
 *	MVB has a single set of timing registers and these are shared
 *	across channels. As there are two registers we really ought to
 *	track the last two used values as a sort of register window. For
 *	now we just reload on a channel switch. On the single channel
 *	setup this condition never fires so we do nothing extra.
 *
 *	FIXME: dual channel needs ->serialize support
 */

static unsigned int opti82c46x_qc_issue_prot(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct ata_device *adev = qc->dev;

	/* If timings are set and for the wrong channel (2nd test is
	   due to a libata shortcoming and will eventually go I hope) */
	if (ap->host->private_data != ap->host
	    && ap->host->private_data != NULL)
		opti82c46x_set_piomode(ap, adev);

	return ata_qc_issue_prot(qc);
}

static struct ata_port_operations opti82c46x_port_ops = {
	.set_piomode	= opti82c46x_set_piomode,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

671 672
	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
673
	.error_handler	= ata_bmdma_error_handler,
674
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
675
	.cable_detect	= ata_cable_40wire,
676 677 678

	.qc_prep 	= ata_qc_prep,
	.qc_issue	= opti82c46x_qc_issue_prot,
679

T
Tejun Heo 已提交
680
	.data_xfer	= ata_data_xfer,
681 682 683

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
684
	.irq_on		= ata_irq_on,
685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703

	.port_start	= ata_port_start,
};


/**
 *	legacy_init_one		-	attach a legacy interface
 *	@port: port number
 *	@io: I/O port start
 *	@ctrl: control port
 *	@irq: interrupt line
 *
 *	Register an ISA bus IDE interface. Such interfaces are PIO and we
 *	assume do not support IRQ sharing.
 */

static __init int legacy_init_one(int port, unsigned long io, unsigned long ctrl, int irq)
{
	struct legacy_data *ld = &legacy_data[nr_legacy_host];
704 705
	struct ata_host *host;
	struct ata_port *ap;
706 707
	struct platform_device *pdev;
	struct ata_port_operations *ops = &legacy_port_ops;
T
Tejun Heo 已提交
708
	void __iomem *io_addr, *ctrl_addr;
709 710
	int pio_modes = pio_mask;
	u32 mask = (1 << port);
711
	u32 iordy = (iordy_mask & mask) ? 0: ATA_FLAG_NO_IORDY;
712
	int ret;
713 714

	pdev = platform_device_register_simple(DRV_NAME, nr_legacy_host, NULL, 0);
715 716 717 718 719 720 721
	if (IS_ERR(pdev))
		return PTR_ERR(pdev);

	ret = -EBUSY;
	if (devm_request_region(&pdev->dev, io, 8, "pata_legacy") == NULL ||
	    devm_request_region(&pdev->dev, ctrl, 1, "pata_legacy") == NULL)
		goto fail;
722

T
Tejun Heo 已提交
723 724 725 726 727 728
	ret = -ENOMEM;
	io_addr = devm_ioport_map(&pdev->dev, io, 8);
	ctrl_addr = devm_ioport_map(&pdev->dev, ctrl, 1);
	if (!io_addr || !ctrl_addr)
		goto fail;

729 730 731
	if (ht6560a & mask) {
		ops = &ht6560a_port_ops;
		pio_modes = 0x07;
732
		iordy = ATA_FLAG_NO_IORDY;
733 734 735 736 737 738 739 740 741 742 743 744 745 746 747
	}
	if (ht6560b & mask) {
		ops = &ht6560b_port_ops;
		pio_modes = 0x1F;
	}
	if (opti82c611a & mask) {
		ops = &opti82c611a_port_ops;
		pio_modes = 0x0F;
	}
	if (opti82c46x & mask) {
		ops = &opti82c46x_port_ops;
		pio_modes = 0x0F;
	}

	/* Probe for automatically detectable controllers */
748

749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767
	if (io == 0x1F0 && ops == &legacy_port_ops) {
		unsigned long flags;

		local_irq_save(flags);

		/* Probes */
		inb(0x1F5);
		outb(inb(0x1F2) | 0x80, 0x1F2);
		inb(0x1F2);
		inb(0x3F6);
		inb(0x3F6);
		inb(0x1F2);
		inb(0x1F2);

		if ((inb(0x1F2) & 0x80) == 0) {
			/* PDC20230c or 20630 ? */
			printk(KERN_INFO "PDC20230-C/20630 VLB ATA controller detected.\n");
				pio_modes = 0x07;
			ops = &pdc20230_port_ops;
768
			iordy = ATA_FLAG_NO_IORDY;
769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785
			udelay(100);
			inb(0x1F5);
		} else {
			outb(0x55, 0x1F2);
			inb(0x1F2);
			inb(0x1F2);
			if (inb(0x1F2) == 0x00) {
				printk(KERN_INFO "PDC20230-B VLB ATA controller detected.\n");
			}
		}
		local_irq_restore(flags);
	}


	/* Chip does mode setting by command snooping */
	if (ops == &legacy_port_ops && (autospeed & mask))
		ops = &simple_port_ops;
786

787 788 789 790 791 792 793 794 795 796 797 798 799 800 801
	ret = -ENOMEM;
	host = ata_host_alloc(&pdev->dev, 1);
	if (!host)
		goto fail;
	ap = host->ports[0];

	ap->ops = ops;
	ap->pio_mask = pio_modes;
	ap->flags |= ATA_FLAG_SLAVE_POSS | iordy;
	ap->ioaddr.cmd_addr = io_addr;
	ap->ioaddr.altstatus_addr = ctrl_addr;
	ap->ioaddr.ctl_addr = ctrl_addr;
	ata_std_ports(&ap->ioaddr);
	ap->private_data = ld;

802 803
	ata_port_desc(ap, "cmd 0x%lx ctl 0x%lx", io, ctrl);

804 805
	ret = ata_host_activate(host, irq, ata_interrupt, 0, &legacy_sht);
	if (ret)
806
		goto fail;
807

808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894
	legacy_host[nr_legacy_host++] = dev_get_drvdata(&pdev->dev);
	ld->platform_dev = pdev;
	return 0;

fail:
	platform_device_unregister(pdev);
	return ret;
}

/**
 *	legacy_check_special_cases	-	ATA special cases
 *	@p: PCI device to check
 *	@master: set this if we find an ATA master
 *	@master: set this if we find an ATA secondary
 *
 *	A small number of vendors implemented early PCI ATA interfaces on bridge logic
 *	without the ATA interface being PCI visible. Where we have a matching PCI driver
 *	we must skip the relevant device here. If we don't know about it then the legacy
 *	driver is the right driver anyway.
 */

static void legacy_check_special_cases(struct pci_dev *p, int *primary, int *secondary)
{
	/* Cyrix CS5510 pre SFF MWDMA ATA on the bridge */
	if (p->vendor == 0x1078 && p->device == 0x0000) {
		*primary = *secondary = 1;
		return;
	}
	/* Cyrix CS5520 pre SFF MWDMA ATA on the bridge */
	if (p->vendor == 0x1078 && p->device == 0x0002) {
		*primary = *secondary = 1;
		return;
	}
	/* Intel MPIIX - PIO ATA on non PCI side of bridge */
	if (p->vendor == 0x8086 && p->device == 0x1234) {
		u16 r;
		pci_read_config_word(p, 0x6C, &r);
		if (r & 0x8000) {	/* ATA port enabled */
			if (r & 0x4000)
				*secondary = 1;
			else
				*primary = 1;
		}
		return;
	}
}


/**
 *	legacy_init		-	attach legacy interfaces
 *
 *	Attach legacy IDE interfaces by scanning the usual IRQ/port suspects.
 *	Right now we do not scan the ide0 and ide1 address but should do so
 *	for non PCI systems or systems with no PCI IDE legacy mode devices.
 *	If you fix that note there are special cases to consider like VLB
 *	drivers and CS5510/20.
 */

static __init int legacy_init(void)
{
	int i;
	int ct = 0;
	int primary = 0;
	int secondary = 0;
	int last_port = NR_HOST;

	struct pci_dev *p = NULL;

	for_each_pci_dev(p) {
		int r;
		/* Check for any overlap of the system ATA mappings. Native mode controllers
		   stuck on these addresses or some devices in 'raid' mode won't be found by
		   the storage class test */
		for (r = 0; r < 6; r++) {
			if (pci_resource_start(p, r) == 0x1f0)
				primary = 1;
			if (pci_resource_start(p, r) == 0x170)
				secondary = 1;
		}
		/* Check for special cases */
		legacy_check_special_cases(p, &primary, &secondary);

		/* If PCI bus is present then don't probe for tertiary legacy ports */
		if (probe_all == 0)
			last_port = 2;
	}

895
	/* If an OPTI 82C46X is present find out where the channels are */
896 897 898 899 900 901 902
	if (opti82c46x) {
		static const char *optis[4] = {
			"3/463MV", "5MV",
			"5MVA", "5MVB"
		};
		u8 chans = 1;
		u8 ctrl = (opti_syscfg(0x30) & 0xC0) >> 6;
903

904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945
		opti82c46x = 3;	/* Assume master and slave first */
		printk(KERN_INFO DRV_NAME ": Opti 82C46%s chipset support.\n", optis[ctrl]);
		if (ctrl == 3)
			chans = (opti_syscfg(0x3F) & 0x20) ? 2 : 1;
		ctrl = opti_syscfg(0xAC);
		/* Check enabled and this port is the 465MV port. On the
		   MVB we may have two channels */
		if (ctrl & 8) {
			if (ctrl & 4)
				opti82c46x = 2;	/* Slave */
			else
				opti82c46x = 1;	/* Master */
			if (chans == 2)
				opti82c46x = 3; /* Master and Slave */
		}	/* Slave only */
		else if (chans == 1)
			opti82c46x = 1;
	}

	for (i = 0; i < last_port; i++) {
		/* Skip primary if we have seen a PCI one */
		if (i == 0 && primary == 1)
			continue;
		/* Skip secondary if we have seen a PCI one */
		if (i == 1 && secondary == 1)
			continue;
		if (legacy_init_one(i, legacy_port[i],
				   legacy_port[i] + 0x0206,
				   legacy_irq[i]) == 0)
			ct++;
	}
	if (ct != 0)
		return 0;
	return -ENODEV;
}

static __exit void legacy_exit(void)
{
	int i;

	for (i = 0; i < nr_legacy_host; i++) {
		struct legacy_data *ld = &legacy_data[i];
946 947

		ata_host_detach(legacy_host[i]);
948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965
		platform_device_unregister(ld->platform_dev);
		if (ld->timing)
			release_region(ld->timing, 2);
	}
}

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for legacy ATA");
MODULE_LICENSE("GPL");
MODULE_VERSION(DRV_VERSION);

module_param(probe_all, int, 0);
module_param(autospeed, int, 0);
module_param(ht6560a, int, 0);
module_param(ht6560b, int, 0);
module_param(opti82c611a, int, 0);
module_param(opti82c46x, int, 0);
module_param(pio_mask, int, 0);
966
module_param(iordy_mask, int, 0);
967 968 969 970

module_init(legacy_init);
module_exit(legacy_exit);