radeon_gem.c 20.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
28 29
#include <drm/drmP.h>
#include <drm/radeon_drm.h>
30 31 32 33
#include "radeon.h"

void radeon_gem_object_free(struct drm_gem_object *gobj)
{
34
	struct radeon_bo *robj = gem_to_radeon_bo(gobj);
35 36

	if (robj) {
37 38
		if (robj->gem_base.import_attach)
			drm_prime_gem_destroy(&robj->gem_base, robj->tbo.sg);
39
		radeon_bo_unref(&robj);
40 41 42
	}
}

43
int radeon_gem_object_create(struct radeon_device *rdev, unsigned long size,
44
				int alignment, int initial_domain,
45
				u32 flags, bool kernel,
46
				struct drm_gem_object **obj)
47
{
48
	struct radeon_bo *robj;
49
	unsigned long max_size;
50 51 52 53 54 55 56
	int r;

	*obj = NULL;
	/* At least align on page size */
	if (alignment < PAGE_SIZE) {
		alignment = PAGE_SIZE;
	}
57

58 59 60 61
	/* Maximum bo size is the unpinned gtt size since we use the gtt to
	 * handle vram to system pool migrations.
	 */
	max_size = rdev->mc.gtt_size - rdev->gart_pin_size;
62
	if (size > max_size) {
63
		DRM_DEBUG("Allocation size %ldMb bigger than %ldMb limit\n",
64
			  size >> 20, max_size >> 20);
65 66 67
		return -ENOMEM;
	}

68
retry:
69
	r = radeon_bo_create(rdev, size, alignment, kernel, initial_domain,
70
			     flags, NULL, NULL, &robj);
71
	if (r) {
72 73 74 75 76
		if (r != -ERESTARTSYS) {
			if (initial_domain == RADEON_GEM_DOMAIN_VRAM) {
				initial_domain |= RADEON_GEM_DOMAIN_GTT;
				goto retry;
			}
77
			DRM_ERROR("Failed to allocate GEM object (%ld, %d, %u, %d)\n",
78
				  size, initial_domain, alignment, r);
79
		}
80 81
		return r;
	}
82
	*obj = &robj->gem_base;
J
Jerome Glisse 已提交
83
	robj->pid = task_pid_nr(current);
84 85 86 87 88

	mutex_lock(&rdev->gem.mutex);
	list_add_tail(&robj->list, &rdev->gem.objects);
	mutex_unlock(&rdev->gem.mutex);

89 90 91
	return 0;
}

92
static int radeon_gem_set_domain(struct drm_gem_object *gobj,
93 94
			  uint32_t rdomain, uint32_t wdomain)
{
95
	struct radeon_bo *robj;
96
	uint32_t domain;
97
	long r;
98 99

	/* FIXME: reeimplement */
100
	robj = gem_to_radeon_bo(gobj);
101 102 103 104 105 106 107
	/* work out where to validate the buffer to */
	domain = wdomain;
	if (!domain) {
		domain = rdomain;
	}
	if (!domain) {
		/* Do nothings */
M
Masanari Iida 已提交
108
		printk(KERN_WARNING "Set domain without domain !\n");
109 110 111 112
		return 0;
	}
	if (domain == RADEON_GEM_DOMAIN_CPU) {
		/* Asking for cpu access wait for object idle */
113 114 115 116 117 118
		r = reservation_object_wait_timeout_rcu(robj->tbo.resv, true, true, 30 * HZ);
		if (!r)
			r = -EBUSY;

		if (r < 0 && r != -EINTR) {
			printk(KERN_ERR "Failed to wait for object: %li\n", r);
119 120 121 122 123 124 125 126 127 128 129 130 131 132
			return r;
		}
	}
	return 0;
}

int radeon_gem_init(struct radeon_device *rdev)
{
	INIT_LIST_HEAD(&rdev->gem.objects);
	return 0;
}

void radeon_gem_fini(struct radeon_device *rdev)
{
133
	radeon_bo_force_delete(rdev);
134 135
}

136 137 138 139 140 141
/*
 * Call from drm_gem_handle_create which appear in both new and open ioctl
 * case.
 */
int radeon_gem_object_open(struct drm_gem_object *obj, struct drm_file *file_priv)
{
142 143 144 145 146 147 148
	struct radeon_bo *rbo = gem_to_radeon_bo(obj);
	struct radeon_device *rdev = rbo->rdev;
	struct radeon_fpriv *fpriv = file_priv->driver_priv;
	struct radeon_vm *vm = &fpriv->vm;
	struct radeon_bo_va *bo_va;
	int r;

149 150
	if ((rdev->family < CHIP_CAYMAN) ||
	    (!rdev->accel_working)) {
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
		return 0;
	}

	r = radeon_bo_reserve(rbo, false);
	if (r) {
		return r;
	}

	bo_va = radeon_vm_bo_find(vm, rbo);
	if (!bo_va) {
		bo_va = radeon_vm_bo_add(rdev, vm, rbo);
	} else {
		++bo_va->ref_count;
	}
	radeon_bo_unreserve(rbo);

167 168 169 170 171 172 173 174 175 176
	return 0;
}

void radeon_gem_object_close(struct drm_gem_object *obj,
			     struct drm_file *file_priv)
{
	struct radeon_bo *rbo = gem_to_radeon_bo(obj);
	struct radeon_device *rdev = rbo->rdev;
	struct radeon_fpriv *fpriv = file_priv->driver_priv;
	struct radeon_vm *vm = &fpriv->vm;
177
	struct radeon_bo_va *bo_va;
178
	int r;
179

180 181
	if ((rdev->family < CHIP_CAYMAN) ||
	    (!rdev->accel_working)) {
182 183 184
		return;
	}

185 186 187 188
	r = radeon_bo_reserve(rbo, true);
	if (r) {
		dev_err(rdev->dev, "leaking bo va because "
			"we fail to reserve bo (%d)\n", r);
189 190
		return;
	}
191 192 193 194 195 196
	bo_va = radeon_vm_bo_find(vm, rbo);
	if (bo_va) {
		if (--bo_va->ref_count == 0) {
			radeon_vm_bo_rmv(rdev, bo_va);
		}
	}
197 198 199
	radeon_bo_unreserve(rbo);
}

200 201 202 203 204 205 206 207 208
static int radeon_gem_handle_lockup(struct radeon_device *rdev, int r)
{
	if (r == -EDEADLK) {
		r = radeon_gpu_reset(rdev);
		if (!r)
			r = -EAGAIN;
	}
	return r;
}
209 210 211 212 213 214 215 216 217

/*
 * GEM ioctls.
 */
int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *filp)
{
	struct radeon_device *rdev = dev->dev_private;
	struct drm_radeon_gem_info *args = data;
218 219 220
	struct ttm_mem_type_manager *man;

	man = &rdev->mman.bdev.man[TTM_PL_VRAM];
221

222
	args->vram_size = rdev->mc.real_vram_size;
223
	args->vram_visible = (u64)man->size << PAGE_SHIFT;
224 225 226 227
	args->vram_visible -= rdev->vram_pin_size;
	args->gart_size = rdev->mc.gtt_size;
	args->gart_size -= rdev->gart_pin_size;

228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
	return 0;
}

int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *filp)
{
	/* TODO: implement */
	DRM_ERROR("unimplemented %s\n", __func__);
	return -ENOSYS;
}

int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *filp)
{
	/* TODO: implement */
	DRM_ERROR("unimplemented %s\n", __func__);
	return -ENOSYS;
}

int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *filp)
{
	struct radeon_device *rdev = dev->dev_private;
	struct drm_radeon_gem_create *args = data;
	struct drm_gem_object *gobj;
	uint32_t handle;
	int r;

256
	down_read(&rdev->exclusive_lock);
257 258 259
	/* create a gem object to contain this object in */
	args->size = roundup(args->size, PAGE_SIZE);
	r = radeon_gem_object_create(rdev, args->size, args->alignment,
260
				     args->initial_domain, args->flags,
261
				     false, &gobj);
262
	if (r) {
263
		up_read(&rdev->exclusive_lock);
264
		r = radeon_gem_handle_lockup(rdev, r);
265 266 267
		return r;
	}
	r = drm_gem_handle_create(filp, gobj, &handle);
268 269
	/* drop reference from allocate - handle holds it now */
	drm_gem_object_unreference_unlocked(gobj);
270
	if (r) {
271
		up_read(&rdev->exclusive_lock);
272
		r = radeon_gem_handle_lockup(rdev, r);
273 274 275
		return r;
	}
	args->handle = handle;
276
	up_read(&rdev->exclusive_lock);
277 278 279
	return 0;
}

280 281 282 283 284 285 286 287 288 289 290 291 292 293
int radeon_gem_userptr_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *filp)
{
	struct radeon_device *rdev = dev->dev_private;
	struct drm_radeon_gem_userptr *args = data;
	struct drm_gem_object *gobj;
	struct radeon_bo *bo;
	uint32_t handle;
	int r;

	if (offset_in_page(args->addr | args->size))
		return -EINVAL;

	/* reject unknown flag values */
294
	if (args->flags & ~(RADEON_GEM_USERPTR_READONLY |
295 296
	    RADEON_GEM_USERPTR_ANONONLY | RADEON_GEM_USERPTR_VALIDATE |
	    RADEON_GEM_USERPTR_REGISTER))
297 298
		return -EINVAL;

299 300 301 302 303 304 305 306 307 308 309 310
	if (args->flags & RADEON_GEM_USERPTR_READONLY) {
		/* readonly pages not tested on older hardware */
		if (rdev->family < CHIP_R600)
			return -EINVAL;

	} else if (!(args->flags & RADEON_GEM_USERPTR_ANONONLY) ||
		   !(args->flags & RADEON_GEM_USERPTR_REGISTER)) {

		/* if we want to write to it we must require anonymous
		   memory and install a MMU notifier */
		return -EACCES;
	}
311 312 313 314 315 316 317 318 319 320 321 322 323 324 325

	down_read(&rdev->exclusive_lock);

	/* create a gem object to contain this object in */
	r = radeon_gem_object_create(rdev, args->size, 0,
				     RADEON_GEM_DOMAIN_CPU, 0,
				     false, &gobj);
	if (r)
		goto handle_lockup;

	bo = gem_to_radeon_bo(gobj);
	r = radeon_ttm_tt_set_userptr(bo->tbo.ttm, args->addr, args->flags);
	if (r)
		goto release_object;

326 327 328 329 330 331
	if (args->flags & RADEON_GEM_USERPTR_REGISTER) {
		r = radeon_mn_register(bo, args->addr);
		if (r)
			goto release_object;
	}

332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347
	if (args->flags & RADEON_GEM_USERPTR_VALIDATE) {
		down_read(&current->mm->mmap_sem);
		r = radeon_bo_reserve(bo, true);
		if (r) {
			up_read(&current->mm->mmap_sem);
			goto release_object;
		}

		radeon_ttm_placement_from_domain(bo, RADEON_GEM_DOMAIN_GTT);
		r = ttm_bo_validate(&bo->tbo, &bo->placement, true, false);
		radeon_bo_unreserve(bo);
		up_read(&current->mm->mmap_sem);
		if (r)
			goto release_object;
	}

348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367
	r = drm_gem_handle_create(filp, gobj, &handle);
	/* drop reference from allocate - handle holds it now */
	drm_gem_object_unreference_unlocked(gobj);
	if (r)
		goto handle_lockup;

	args->handle = handle;
	up_read(&rdev->exclusive_lock);
	return 0;

release_object:
	drm_gem_object_unreference_unlocked(gobj);

handle_lockup:
	up_read(&rdev->exclusive_lock);
	r = radeon_gem_handle_lockup(rdev, r);

	return r;
}

368 369 370 371 372
int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
				struct drm_file *filp)
{
	/* transition the BO to a domain -
	 * just validate the BO into a certain domain */
373
	struct radeon_device *rdev = dev->dev_private;
374 375
	struct drm_radeon_gem_set_domain *args = data;
	struct drm_gem_object *gobj;
376
	struct radeon_bo *robj;
377 378 379 380
	int r;

	/* for now if someone requests domain CPU -
	 * just make sure the buffer is finished with */
381
	down_read(&rdev->exclusive_lock);
382 383 384 385

	/* just do a BO wait for now */
	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL) {
386
		up_read(&rdev->exclusive_lock);
387
		return -ENOENT;
388
	}
389
	robj = gem_to_radeon_bo(gobj);
390 391 392

	r = radeon_gem_set_domain(gobj, args->read_domains, args->write_domain);

393
	drm_gem_object_unreference_unlocked(gobj);
394
	up_read(&rdev->exclusive_lock);
395
	r = radeon_gem_handle_lockup(robj->rdev, r);
396 397 398
	return r;
}

399 400 401
int radeon_mode_dumb_mmap(struct drm_file *filp,
			  struct drm_device *dev,
			  uint32_t handle, uint64_t *offset_p)
402 403
{
	struct drm_gem_object *gobj;
404
	struct radeon_bo *robj;
405

406
	gobj = drm_gem_object_lookup(dev, filp, handle);
407
	if (gobj == NULL) {
408
		return -ENOENT;
409
	}
410
	robj = gem_to_radeon_bo(gobj);
411 412 413 414
	if (radeon_ttm_tt_has_userptr(robj->tbo.ttm)) {
		drm_gem_object_unreference_unlocked(gobj);
		return -EPERM;
	}
415
	*offset_p = radeon_bo_mmap_offset(robj);
416
	drm_gem_object_unreference_unlocked(gobj);
417
	return 0;
418 419
}

420 421 422 423 424
int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *filp)
{
	struct drm_radeon_gem_mmap *args = data;

425
	return radeon_mode_dumb_mmap(filp, dev, args->handle, &args->addr_ptr);
426 427
}

428 429 430
int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *filp)
{
J
Jerome Glisse 已提交
431
	struct radeon_device *rdev = dev->dev_private;
432 433
	struct drm_radeon_gem_busy *args = data;
	struct drm_gem_object *gobj;
434
	struct radeon_bo *robj;
435
	int r;
436
	uint32_t cur_placement = 0;
437 438 439

	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL) {
440
		return -ENOENT;
441
	}
442
	robj = gem_to_radeon_bo(gobj);
443
	r = radeon_bo_wait(robj, &cur_placement, true);
444
	args->domain = radeon_mem_type_to_domain(cur_placement);
445
	drm_gem_object_unreference_unlocked(gobj);
J
Jerome Glisse 已提交
446
	r = radeon_gem_handle_lockup(rdev, r);
447
	return r;
448 449 450 451 452
}

int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *filp)
{
J
Jerome Glisse 已提交
453
	struct radeon_device *rdev = dev->dev_private;
454 455
	struct drm_radeon_gem_wait_idle *args = data;
	struct drm_gem_object *gobj;
456
	struct radeon_bo *robj;
457
	int r = 0;
458
	uint32_t cur_placement = 0;
459
	long ret;
460 461 462

	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL) {
463
		return -ENOENT;
464
	}
465
	robj = gem_to_radeon_bo(gobj);
466 467 468 469 470 471 472

	ret = reservation_object_wait_timeout_rcu(robj->tbo.resv, true, true, 30 * HZ);
	if (ret == 0)
		r = -EBUSY;
	else if (ret < 0)
		r = ret;

473
	/* Flush HDP cache via MMIO if necessary */
474 475
	if (rdev->asic->mmio_hdp_flush &&
	    radeon_mem_type_to_domain(cur_placement) == RADEON_GEM_DOMAIN_VRAM)
476
		robj->rdev->asic->mmio_hdp_flush(rdev);
477
	drm_gem_object_unreference_unlocked(gobj);
J
Jerome Glisse 已提交
478
	r = radeon_gem_handle_lockup(rdev, r);
479 480
	return r;
}
481 482 483 484 485 486

int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
				struct drm_file *filp)
{
	struct drm_radeon_gem_set_tiling *args = data;
	struct drm_gem_object *gobj;
487
	struct radeon_bo *robj;
488 489 490 491 492
	int r = 0;

	DRM_DEBUG("%d \n", args->handle);
	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL)
493
		return -ENOENT;
494
	robj = gem_to_radeon_bo(gobj);
495
	r = radeon_bo_set_tiling_flags(robj, args->tiling_flags, args->pitch);
496
	drm_gem_object_unreference_unlocked(gobj);
497 498 499 500 501 502 503 504
	return r;
}

int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
				struct drm_file *filp)
{
	struct drm_radeon_gem_get_tiling *args = data;
	struct drm_gem_object *gobj;
505
	struct radeon_bo *rbo;
506 507 508 509 510
	int r = 0;

	DRM_DEBUG("\n");
	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL)
511
		return -ENOENT;
512
	rbo = gem_to_radeon_bo(gobj);
513 514
	r = radeon_bo_reserve(rbo, false);
	if (unlikely(r != 0))
515
		goto out;
516 517
	radeon_bo_get_tiling_flags(rbo, &args->tiling_flags, &args->pitch);
	radeon_bo_unreserve(rbo);
518
out:
519
	drm_gem_object_unreference_unlocked(gobj);
520 521 522
	return r;
}

523 524 525 526 527 528 529 530 531 532 533 534 535
/**
 * radeon_gem_va_update_vm -update the bo_va in its VM
 *
 * @rdev: radeon_device pointer
 * @bo_va: bo_va to update
 *
 * Update the bo_va directly after setting it's address. Errors are not
 * vital here, so they are not reported back to userspace.
 */
static void radeon_gem_va_update_vm(struct radeon_device *rdev,
				    struct radeon_bo_va *bo_va)
{
	struct ttm_validate_buffer tv, *entry;
536
	struct radeon_bo_list *vm_bos;
537 538 539 540 541 542 543 544 545 546 547 548 549 550 551
	struct ww_acquire_ctx ticket;
	struct list_head list;
	unsigned domain;
	int r;

	INIT_LIST_HEAD(&list);

	tv.bo = &bo_va->bo->tbo;
	tv.shared = true;
	list_add(&tv.head, &list);

	vm_bos = radeon_vm_get_bos(rdev, bo_va->vm, &list);
	if (!vm_bos)
		return;

552
	r = ttm_eu_reserve_buffers(&ticket, &list, true, NULL);
553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580
	if (r)
		goto error_free;

	list_for_each_entry(entry, &list, head) {
		domain = radeon_mem_type_to_domain(entry->bo->mem.mem_type);
		/* if anything is swapped out don't swap it in here,
		   just abort and wait for the next CS */
		if (domain == RADEON_GEM_DOMAIN_CPU)
			goto error_unreserve;
	}

	mutex_lock(&bo_va->vm->mutex);
	r = radeon_vm_clear_freed(rdev, bo_va->vm);
	if (r)
		goto error_unlock;

	if (bo_va->it.start)
		r = radeon_vm_bo_update(rdev, bo_va, &bo_va->bo->tbo.mem);

error_unlock:
	mutex_unlock(&bo_va->vm->mutex);

error_unreserve:
	ttm_eu_backoff_reservation(&ticket, &list);

error_free:
	drm_free_large(vm_bos);

581
	if (r && r != -ERESTARTSYS)
582 583 584
		DRM_ERROR("Couldn't update BO_VA (%d)\n", r);
}

585 586 587 588 589 590 591 592 593 594 595 596
int radeon_gem_va_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *filp)
{
	struct drm_radeon_gem_va *args = data;
	struct drm_gem_object *gobj;
	struct radeon_device *rdev = dev->dev_private;
	struct radeon_fpriv *fpriv = filp->driver_priv;
	struct radeon_bo *rbo;
	struct radeon_bo_va *bo_va;
	u32 invalid_flags;
	int r = 0;

597 598 599 600 601
	if (!rdev->vm_manager.enabled) {
		args->operation = RADEON_VA_RESULT_ERROR;
		return -ENOTTY;
	}

602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655
	/* !! DONT REMOVE !!
	 * We don't support vm_id yet, to be sure we don't have have broken
	 * userspace, reject anyone trying to use non 0 value thus moving
	 * forward we can use those fields without breaking existant userspace
	 */
	if (args->vm_id) {
		args->operation = RADEON_VA_RESULT_ERROR;
		return -EINVAL;
	}

	if (args->offset < RADEON_VA_RESERVED_SIZE) {
		dev_err(&dev->pdev->dev,
			"offset 0x%lX is in reserved area 0x%X\n",
			(unsigned long)args->offset,
			RADEON_VA_RESERVED_SIZE);
		args->operation = RADEON_VA_RESULT_ERROR;
		return -EINVAL;
	}

	/* don't remove, we need to enforce userspace to set the snooped flag
	 * otherwise we will endup with broken userspace and we won't be able
	 * to enable this feature without adding new interface
	 */
	invalid_flags = RADEON_VM_PAGE_VALID | RADEON_VM_PAGE_SYSTEM;
	if ((args->flags & invalid_flags)) {
		dev_err(&dev->pdev->dev, "invalid flags 0x%08X vs 0x%08X\n",
			args->flags, invalid_flags);
		args->operation = RADEON_VA_RESULT_ERROR;
		return -EINVAL;
	}

	switch (args->operation) {
	case RADEON_VA_MAP:
	case RADEON_VA_UNMAP:
		break;
	default:
		dev_err(&dev->pdev->dev, "unsupported operation %d\n",
			args->operation);
		args->operation = RADEON_VA_RESULT_ERROR;
		return -EINVAL;
	}

	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL) {
		args->operation = RADEON_VA_RESULT_ERROR;
		return -ENOENT;
	}
	rbo = gem_to_radeon_bo(gobj);
	r = radeon_bo_reserve(rbo, false);
	if (r) {
		args->operation = RADEON_VA_RESULT_ERROR;
		drm_gem_object_unreference_unlocked(gobj);
		return r;
	}
656 657 658 659 660 661 662
	bo_va = radeon_vm_bo_find(&fpriv->vm, rbo);
	if (!bo_va) {
		args->operation = RADEON_VA_RESULT_ERROR;
		drm_gem_object_unreference_unlocked(gobj);
		return -ENOENT;
	}

663 664
	switch (args->operation) {
	case RADEON_VA_MAP:
665
		if (bo_va->it.start) {
666
			args->operation = RADEON_VA_RESULT_VA_EXIST;
667
			args->offset = bo_va->it.start * RADEON_GPU_PAGE_SIZE;
668
			radeon_bo_unreserve(rbo);
669 670
			goto out;
		}
671
		r = radeon_vm_bo_set_addr(rdev, bo_va, args->offset, args->flags);
672 673
		break;
	case RADEON_VA_UNMAP:
674
		r = radeon_vm_bo_set_addr(rdev, bo_va, 0, 0);
675 676 677 678
		break;
	default:
		break;
	}
679 680
	if (!r)
		radeon_gem_va_update_vm(rdev, bo_va);
681 682 683 684 685 686
	args->operation = RADEON_VA_RESULT_OK;
	if (r) {
		args->operation = RADEON_VA_RESULT_ERROR;
	}
out:
	drm_gem_object_unreference_unlocked(gobj);
687
	return r;
688 689 690 691 692 693 694 695 696 697 698 699 700 701 702
}

int radeon_gem_op_ioctl(struct drm_device *dev, void *data,
			struct drm_file *filp)
{
	struct drm_radeon_gem_op *args = data;
	struct drm_gem_object *gobj;
	struct radeon_bo *robj;
	int r;

	gobj = drm_gem_object_lookup(dev, filp, args->handle);
	if (gobj == NULL) {
		return -ENOENT;
	}
	robj = gem_to_radeon_bo(gobj);
703 704 705 706 707

	r = -EPERM;
	if (radeon_ttm_tt_has_userptr(robj->tbo.ttm))
		goto out;

708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728
	r = radeon_bo_reserve(robj, false);
	if (unlikely(r))
		goto out;

	switch (args->op) {
	case RADEON_GEM_OP_GET_INITIAL_DOMAIN:
		args->value = robj->initial_domain;
		break;
	case RADEON_GEM_OP_SET_INITIAL_DOMAIN:
		robj->initial_domain = args->value & (RADEON_GEM_DOMAIN_VRAM |
						      RADEON_GEM_DOMAIN_GTT |
						      RADEON_GEM_DOMAIN_CPU);
		break;
	default:
		r = -EINVAL;
	}

	radeon_bo_unreserve(robj);
out:
	drm_gem_object_unreference_unlocked(gobj);
	return r;
729
}
730 731 732 733 734 735 736

int radeon_mode_dumb_create(struct drm_file *file_priv,
			    struct drm_device *dev,
			    struct drm_mode_create_dumb *args)
{
	struct radeon_device *rdev = dev->dev_private;
	struct drm_gem_object *gobj;
737
	uint32_t handle;
738 739 740 741 742 743 744
	int r;

	args->pitch = radeon_align_pitch(rdev, args->width, args->bpp, 0) * ((args->bpp + 1) / 8);
	args->size = args->pitch * args->height;
	args->size = ALIGN(args->size, PAGE_SIZE);

	r = radeon_gem_object_create(rdev, args->size, 0,
745
				     RADEON_GEM_DOMAIN_VRAM, 0,
746
				     false, &gobj);
747 748 749
	if (r)
		return -ENOMEM;

750 751 752
	r = drm_gem_handle_create(file_priv, gobj, &handle);
	/* drop reference from allocate - handle holds it now */
	drm_gem_object_unreference_unlocked(gobj);
753 754 755
	if (r) {
		return r;
	}
756
	args->handle = handle;
757 758 759
	return 0;
}

J
Jerome Glisse 已提交
760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807
#if defined(CONFIG_DEBUG_FS)
static int radeon_debugfs_gem_info(struct seq_file *m, void *data)
{
	struct drm_info_node *node = (struct drm_info_node *)m->private;
	struct drm_device *dev = node->minor->dev;
	struct radeon_device *rdev = dev->dev_private;
	struct radeon_bo *rbo;
	unsigned i = 0;

	mutex_lock(&rdev->gem.mutex);
	list_for_each_entry(rbo, &rdev->gem.objects, list) {
		unsigned domain;
		const char *placement;

		domain = radeon_mem_type_to_domain(rbo->tbo.mem.mem_type);
		switch (domain) {
		case RADEON_GEM_DOMAIN_VRAM:
			placement = "VRAM";
			break;
		case RADEON_GEM_DOMAIN_GTT:
			placement = " GTT";
			break;
		case RADEON_GEM_DOMAIN_CPU:
		default:
			placement = " CPU";
			break;
		}
		seq_printf(m, "bo[0x%08x] %8ldkB %8ldMB %s pid %8ld\n",
			   i, radeon_bo_size(rbo) >> 10, radeon_bo_size(rbo) >> 20,
			   placement, (unsigned long)rbo->pid);
		i++;
	}
	mutex_unlock(&rdev->gem.mutex);
	return 0;
}

static struct drm_info_list radeon_debugfs_gem_list[] = {
	{"radeon_gem_info", &radeon_debugfs_gem_info, 0, NULL},
};
#endif

int radeon_gem_debugfs_init(struct radeon_device *rdev)
{
#if defined(CONFIG_DEBUG_FS)
	return radeon_debugfs_add_files(rdev, radeon_debugfs_gem_list, 1);
#endif
	return 0;
}