apic.c 57.8 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3
/*
 *	Local APIC handling, local APIC timers
 *
I
Ingo Molnar 已提交
4
 *	(c) 1999, 2000, 2009 Ingo Molnar <mingo@redhat.com>
L
Linus Torvalds 已提交
5 6 7 8 9 10 11 12 13 14 15 16
 *
 *	Fixes
 *	Maciej W. Rozycki	:	Bits for genuine 82489DX APICs;
 *					thanks to Eric Gilmore
 *					and Rolf G. Tews
 *					for testing these extensively.
 *	Maciej W. Rozycki	:	Various updates and fixes.
 *	Mikael Pettersson	:	Power Management for UP-APIC.
 *	Pavel Machek and
 *	Mikael Pettersson	:	PM converted to driver model.
 */

17
#include <linux/perf_event.h>
L
Linus Torvalds 已提交
18
#include <linux/kernel_stat.h>
I
Ingo Molnar 已提交
19
#include <linux/mc146818rtc.h>
20
#include <linux/acpi_pmtmr.h>
I
Ingo Molnar 已提交
21 22 23 24 25
#include <linux/clockchips.h>
#include <linux/interrupt.h>
#include <linux/bootmem.h>
#include <linux/ftrace.h>
#include <linux/ioport.h>
H
Hiroshi Shimamoto 已提交
26
#include <linux/module.h>
27
#include <linux/syscore_ops.h>
I
Ingo Molnar 已提交
28 29
#include <linux/delay.h>
#include <linux/timex.h>
30
#include <linux/i8253.h>
31
#include <linux/dmar.h>
I
Ingo Molnar 已提交
32 33 34 35 36
#include <linux/init.h>
#include <linux/cpu.h>
#include <linux/dmi.h>
#include <linux/smp.h>
#include <linux/mm.h>
L
Linus Torvalds 已提交
37

38
#include <asm/perf_event.h>
39
#include <asm/x86_init.h>
L
Linus Torvalds 已提交
40
#include <asm/pgalloc.h>
A
Arun Sharma 已提交
41
#include <linux/atomic.h>
L
Linus Torvalds 已提交
42
#include <asm/mpspec.h>
I
Ingo Molnar 已提交
43
#include <asm/i8259.h>
44
#include <asm/proto.h>
45
#include <asm/apic.h>
46
#include <asm/io_apic.h>
I
Ingo Molnar 已提交
47 48 49 50
#include <asm/desc.h>
#include <asm/hpet.h>
#include <asm/idle.h>
#include <asm/mtrr.h>
51
#include <asm/time.h>
52
#include <asm/smp.h>
53
#include <asm/mce.h>
54
#include <asm/tsc.h>
55
#include <asm/hypervisor.h>
L
Linus Torvalds 已提交
56

B
Brian Gerst 已提交
57
unsigned int num_processors;
58

B
Brian Gerst 已提交
59
unsigned disabled_cpus __cpuinitdata;
60

B
Brian Gerst 已提交
61 62
/* Processor that is doing the boot up */
unsigned int boot_cpu_physical_apicid = -1U;
63

64
/*
65
 * The highest APIC ID seen during enumeration.
66
 */
B
Brian Gerst 已提交
67
unsigned int max_physical_apicid;
68

69
/*
70
 * Bitmask of physically existing CPUs:
71
 */
B
Brian Gerst 已提交
72 73 74 75 76 77 78 79 80
physid_mask_t phys_cpu_present_map;

/*
 * Map cpu index to physical APIC ID
 */
DEFINE_EARLY_PER_CPU(u16, x86_cpu_to_apicid, BAD_APICID);
DEFINE_EARLY_PER_CPU(u16, x86_bios_cpu_apicid, BAD_APICID);
EXPORT_EARLY_PER_CPU_SYMBOL(x86_cpu_to_apicid);
EXPORT_EARLY_PER_CPU_SYMBOL(x86_bios_cpu_apicid);
81

Y
Yinghai Lu 已提交
82
#ifdef CONFIG_X86_32
83 84 85 86 87 88 89 90 91

/*
 * On x86_32, the mapping between cpu and logical apicid may vary
 * depending on apic in use.  The following early percpu variable is
 * used for the mapping.  This is where the behaviors of x86_64 and 32
 * actually diverge.  Let's keep it ugly for now.
 */
DEFINE_EARLY_PER_CPU(int, x86_cpu_to_logical_apicid, BAD_APICID);

Y
Yinghai Lu 已提交
92 93 94 95 96
/*
 * Knob to control our willingness to enable the local APIC.
 *
 * +1=force-enable
 */
97
static int force_enable_local_apic __initdata;
Y
Yinghai Lu 已提交
98 99 100 101 102 103 104 105 106
/*
 * APIC command line parameters
 */
static int __init parse_lapic(char *arg)
{
	force_enable_local_apic = 1;
	return 0;
}
early_param("lapic", parse_lapic);
Y
Yinghai Lu 已提交
107 108 109
/* Local APIC was disabled by the BIOS and enabled by the kernel */
static int enabled_via_apicbase;

110 111 112 113 114 115 116 117
/*
 * Handle interrupt mode configuration register (IMCR).
 * This register controls whether the interrupt signals
 * that reach the BSP come from the master PIC or from the
 * local APIC. Before entering Symmetric I/O Mode, either
 * the BIOS or the operating system must switch out of
 * PIC Mode by changing the IMCR.
 */
118
static inline void imcr_pic_to_apic(void)
119 120 121 122 123 124 125
{
	/* select IMCR register */
	outb(0x70, 0x22);
	/* NMI and 8259 INTR go through APIC */
	outb(0x01, 0x23);
}

126
static inline void imcr_apic_to_pic(void)
127 128 129 130 131 132
{
	/* select IMCR register */
	outb(0x70, 0x22);
	/* NMI and 8259 INTR go directly to BSP */
	outb(0x00, 0x23);
}
Y
Yinghai Lu 已提交
133 134 135
#endif

#ifdef CONFIG_X86_64
136
static int apic_calibrate_pmtmr __initdata;
Y
Yinghai Lu 已提交
137 138 139 140 141 142 143 144 145
static __init int setup_apicpmtimer(char *s)
{
	apic_calibrate_pmtmr = 1;
	notsc_setup(NULL);
	return 0;
}
__setup("apicpmtimer", setup_apicpmtimer);
#endif

146
int x2apic_mode;
Y
Yinghai Lu 已提交
147
#ifdef CONFIG_X86_X2APIC
148
/* x2apic enabled before OS handover */
149
static int x2apic_preenabled;
Y
Yinghai Lu 已提交
150 151
static __init int setup_nox2apic(char *str)
{
152 153 154 155 156 157
	if (x2apic_enabled()) {
		pr_warning("Bios already enabled x2apic, "
			   "can't enforce nox2apic");
		return 0;
	}

Y
Yinghai Lu 已提交
158 159 160 161 162
	setup_clear_cpu_cap(X86_FEATURE_X2APIC);
	return 0;
}
early_param("nox2apic", setup_nox2apic);
#endif
L
Linus Torvalds 已提交
163

Y
Yinghai Lu 已提交
164 165 166
unsigned long mp_lapic_addr;
int disable_apic;
/* Disable local APIC timer from the kernel commandline or via dmi quirk */
167
static int disable_apic_timer __initdata;
H
Hiroshi Shimamoto 已提交
168
/* Local APIC timer works in C2 */
169 170 171
int local_apic_timer_c2_ok;
EXPORT_SYMBOL_GPL(local_apic_timer_c2_ok);

Y
Yinghai Lu 已提交
172 173
int first_system_vector = 0xfe;

H
Hiroshi Shimamoto 已提交
174 175 176
/*
 * Debug level, exported for io_apic.c
 */
177
unsigned int apic_verbosity;
H
Hiroshi Shimamoto 已提交
178

179 180
int pic_mode;

A
Alexey Starikovskiy 已提交
181 182 183
/* Have we found an MP table */
int smp_found_config;

184 185 186 187 188
static struct resource lapic_resource = {
	.name = "Local APIC",
	.flags = IORESOURCE_MEM | IORESOURCE_BUSY,
};

189
unsigned int lapic_timer_frequency = 0;
190

191
static void apic_pm_activate(void);
192

193 194
static unsigned long apic_phys;

195 196 197 198
/*
 * Get the LAPIC version
 */
static inline int lapic_get_version(void)
199
{
200
	return GET_APIC_VERSION(apic_read(APIC_LVR));
201 202
}

203
/*
204
 * Check, if the APIC is integrated or a separate chip
205 206
 */
static inline int lapic_is_integrated(void)
207
{
208
#ifdef CONFIG_X86_64
209
	return 1;
210 211 212
#else
	return APIC_INTEGRATED(lapic_get_version());
#endif
213 214 215
}

/*
216
 * Check, whether this is a modern or a first generation APIC
217
 */
218
static int modern_apic(void)
219
{
220 221 222 223 224
	/* AMD systems use old APIC versions, so check the CPU */
	if (boot_cpu_data.x86_vendor == X86_VENDOR_AMD &&
	    boot_cpu_data.x86 >= 0xf)
		return 1;
	return lapic_get_version() >= 0x14;
225 226
}

227
/*
C
Cyrill Gorcunov 已提交
228 229
 * right after this call apic become NOOP driven
 * so apic->write/read doesn't do anything
230
 */
231
static void __init apic_disable(void)
232
{
233
	pr_info("APIC: switched to apic NOOP\n");
C
Cyrill Gorcunov 已提交
234
	apic = &apic_noop;
235 236
}

Y
Yinghai Lu 已提交
237
void native_apic_wait_icr_idle(void)
238 239 240 241 242
{
	while (apic_read(APIC_ICR) & APIC_ICR_BUSY)
		cpu_relax();
}

Y
Yinghai Lu 已提交
243
u32 native_safe_apic_wait_icr_idle(void)
244
{
245
	u32 send_status;
246 247 248 249 250 251 252 253 254 255 256 257 258
	int timeout;

	timeout = 0;
	do {
		send_status = apic_read(APIC_ICR) & APIC_ICR_BUSY;
		if (!send_status)
			break;
		udelay(100);
	} while (timeout++ < 1000);

	return send_status;
}

Y
Yinghai Lu 已提交
259
void native_apic_icr_write(u32 low, u32 id)
260
{
261
	apic_write(APIC_ICR2, SET_APIC_DEST_FIELD(id));
262 263 264
	apic_write(APIC_ICR, low);
}

Y
Yinghai Lu 已提交
265
u64 native_apic_icr_read(void)
266 267 268 269 270 271
{
	u32 icr1, icr2;

	icr2 = apic_read(APIC_ICR2);
	icr1 = apic_read(APIC_ICR);

272
	return icr1 | ((u64)icr2 << 32);
273 274
}

275 276 277 278 279 280 281 282 283 284
#ifdef CONFIG_X86_32
/**
 * get_physical_broadcast - Get number of physical broadcast IDs
 */
int get_physical_broadcast(void)
{
	return modern_apic() ? 0xff : 0xf;
}
#endif

285 286 287
/**
 * lapic_get_maxlvt - get the maximum number of local vector table entries
 */
288
int lapic_get_maxlvt(void)
L
Linus Torvalds 已提交
289
{
290
	unsigned int v;
L
Linus Torvalds 已提交
291 292

	v = apic_read(APIC_LVR);
293 294 295 296 297
	/*
	 * - we always have APIC integrated on 64bit mode
	 * - 82489DXs do not report # of LVT entries
	 */
	return APIC_INTEGRATED(GET_APIC_VERSION(v)) ? GET_APIC_MAXLVT(v) : 2;
L
Linus Torvalds 已提交
298 299
}

300 301 302 303
/*
 * Local APIC timer
 */

304 305
/* Clock divisor */
#define APIC_DIVISOR 16
306

307 308 309 310 311 312 313 314 315 316 317
/*
 * This function sets up the local APIC timer, with a timeout of
 * 'clocks' APIC bus clock. During calibration we actually call
 * this function twice on the boot CPU, once with a bogus timeout
 * value, second time for real. The other (noncalibrating) CPUs
 * call this function only once, with the real, calibrated value.
 *
 * We do reads before writes even if unnecessary, to get around the
 * P5 APIC double write bug.
 */
static void __setup_APIC_LVTT(unsigned int clocks, int oneshot, int irqen)
L
Linus Torvalds 已提交
318
{
319
	unsigned int lvtt_value, tmp_value;
L
Linus Torvalds 已提交
320

321 322 323
	lvtt_value = LOCAL_TIMER_VECTOR;
	if (!oneshot)
		lvtt_value |= APIC_LVT_TIMER_PERIODIC;
324 325 326
	if (!lapic_is_integrated())
		lvtt_value |= SET_APIC_TIMER_BASE(APIC_TIMER_BASE_DIV);

327 328
	if (!irqen)
		lvtt_value |= APIC_LVT_MASKED;
L
Linus Torvalds 已提交
329

330
	apic_write(APIC_LVTT, lvtt_value);
L
Linus Torvalds 已提交
331 332

	/*
333
	 * Divide PICLK by 16
L
Linus Torvalds 已提交
334
	 */
335
	tmp_value = apic_read(APIC_TDCR);
336 337 338
	apic_write(APIC_TDCR,
		(tmp_value & ~(APIC_TDR_DIV_1 | APIC_TDR_DIV_TMBASE)) |
		APIC_TDR_DIV_16);
339 340

	if (!oneshot)
341
		apic_write(APIC_TMICT, clocks / APIC_DIVISOR);
L
Linus Torvalds 已提交
342 343
}

344
/*
345
 * Setup extended LVT, AMD specific
346
 *
347 348 349 350 351
 * Software should use the LVT offsets the BIOS provides.  The offsets
 * are determined by the subsystems using it like those for MCE
 * threshold or IBS.  On K8 only offset 0 (APIC500) and MCE interrupts
 * are supported. Beginning with family 10h at least 4 offsets are
 * available.
352
 *
353 354 355 356 357 358 359 360 361
 * Since the offsets must be consistent for all cores, we keep track
 * of the LVT offsets in software and reserve the offset for the same
 * vector also to be used on other cores. An offset is freed by
 * setting the entry to APIC_EILVT_MASKED.
 *
 * If the BIOS is right, there should be no conflicts. Otherwise a
 * "[Firmware Bug]: ..." error message is generated. However, if
 * software does not properly determines the offsets, it is not
 * necessarily a BIOS bug.
362
 */
363

364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393
static atomic_t eilvt_offsets[APIC_EILVT_NR_MAX];

static inline int eilvt_entry_is_changeable(unsigned int old, unsigned int new)
{
	return (old & APIC_EILVT_MASKED)
		|| (new == APIC_EILVT_MASKED)
		|| ((new & ~APIC_EILVT_MASKED) == old);
}

static unsigned int reserve_eilvt_offset(int offset, unsigned int new)
{
	unsigned int rsvd;			/* 0: uninitialized */

	if (offset >= APIC_EILVT_NR_MAX)
		return ~0;

	rsvd = atomic_read(&eilvt_offsets[offset]) & ~APIC_EILVT_MASKED;
	do {
		if (rsvd &&
		    !eilvt_entry_is_changeable(rsvd, new))
			/* may not change if vectors are different */
			return rsvd;
		rsvd = atomic_cmpxchg(&eilvt_offsets[offset], rsvd, new);
	} while (rsvd != new);

	return new;
}

/*
 * If mask=1, the LVT entry does not generate interrupts while mask=0
394 395
 * enables the vector. See also the BKDGs. Must be called with
 * preemption disabled.
396 397
 */

398
int setup_APIC_eilvt(u8 offset, u8 vector, u8 msg_type, u8 mask)
L
Linus Torvalds 已提交
399
{
400 401 402 403 404 405 406 407
	unsigned long reg = APIC_EILVTn(offset);
	unsigned int new, old, reserved;

	new = (mask << 16) | (msg_type << 8) | vector;
	old = apic_read(reg);
	reserved = reserve_eilvt_offset(offset, new);

	if (reserved != new) {
408 409 410 411
		pr_err(FW_BUG "cpu %d, try to use APIC%lX (LVT offset %d) for "
		       "vector 0x%x, but the register is already in use for "
		       "vector 0x%x on another cpu\n",
		       smp_processor_id(), reg, offset, new, reserved);
412 413 414 415
		return -EINVAL;
	}

	if (!eilvt_entry_is_changeable(old, new)) {
416 417 418 419
		pr_err(FW_BUG "cpu %d, try to use APIC%lX (LVT offset %d) for "
		       "vector 0x%x, but the register is already in use for "
		       "vector 0x%x on this cpu\n",
		       smp_processor_id(), reg, offset, new, old);
420 421 422 423
		return -EBUSY;
	}

	apic_write(reg, new);
A
Andi Kleen 已提交
424

425
	return 0;
L
Linus Torvalds 已提交
426
}
427
EXPORT_SYMBOL_GPL(setup_APIC_eilvt);
428

429 430 431 432 433
/*
 * Program the next event, relative to now
 */
static int lapic_next_event(unsigned long delta,
			    struct clock_event_device *evt)
L
Linus Torvalds 已提交
434
{
435 436
	apic_write(APIC_TMICT, delta);
	return 0;
L
Linus Torvalds 已提交
437 438
}

439 440 441 442 443
/*
 * Setup the lapic timer in periodic or oneshot mode
 */
static void lapic_timer_setup(enum clock_event_mode mode,
			      struct clock_event_device *evt)
444 445
{
	unsigned long flags;
446
	unsigned int v;
447

448 449
	/* Lapic used as dummy for broadcast ? */
	if (evt->features & CLOCK_EVT_FEAT_DUMMY)
450 451 452 453
		return;

	local_irq_save(flags);

454 455 456
	switch (mode) {
	case CLOCK_EVT_MODE_PERIODIC:
	case CLOCK_EVT_MODE_ONESHOT:
457
		__setup_APIC_LVTT(lapic_timer_frequency,
458 459 460 461 462 463 464
				  mode != CLOCK_EVT_MODE_PERIODIC, 1);
		break;
	case CLOCK_EVT_MODE_UNUSED:
	case CLOCK_EVT_MODE_SHUTDOWN:
		v = apic_read(APIC_LVTT);
		v |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR);
		apic_write(APIC_LVTT, v);
465
		apic_write(APIC_TMICT, 0);
466 467 468 469 470
		break;
	case CLOCK_EVT_MODE_RESUME:
		/* Nothing to do here */
		break;
	}
471 472 473 474

	local_irq_restore(flags);
}

L
Linus Torvalds 已提交
475
/*
476
 * Local APIC timer broadcast function
L
Linus Torvalds 已提交
477
 */
478
static void lapic_timer_broadcast(const struct cpumask *mask)
L
Linus Torvalds 已提交
479
{
480
#ifdef CONFIG_SMP
481
	apic->send_IPI_mask(mask, LOCAL_TIMER_VECTOR);
482 483
#endif
}
L
Linus Torvalds 已提交
484

485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501

/*
 * The local apic timer can be used for any function which is CPU local.
 */
static struct clock_event_device lapic_clockevent = {
	.name		= "lapic",
	.features	= CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT
			| CLOCK_EVT_FEAT_C3STOP | CLOCK_EVT_FEAT_DUMMY,
	.shift		= 32,
	.set_mode	= lapic_timer_setup,
	.set_next_event	= lapic_next_event,
	.broadcast	= lapic_timer_broadcast,
	.rating		= 100,
	.irq		= -1,
};
static DEFINE_PER_CPU(struct clock_event_device, lapic_events);

502
/*
503
 * Setup the local APIC timer for this CPU. Copy the initialized values
504 505
 * of the boot CPU and register the clock event in the framework.
 */
506
static void __cpuinit setup_APIC_timer(void)
507 508
{
	struct clock_event_device *levt = &__get_cpu_var(lapic_events);
L
Linus Torvalds 已提交
509

510
	if (this_cpu_has(X86_FEATURE_ARAT)) {
511 512 513 514 515
		lapic_clockevent.features &= ~CLOCK_EVT_FEAT_C3STOP;
		/* Make LAPIC timer preferrable over percpu HPET */
		lapic_clockevent.rating = 150;
	}

516
	memcpy(levt, &lapic_clockevent, sizeof(*levt));
517
	levt->cpumask = cpumask_of(smp_processor_id());
L
Linus Torvalds 已提交
518

519 520
	clockevents_register_device(levt);
}
L
Linus Torvalds 已提交
521

522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581
/*
 * In this functions we calibrate APIC bus clocks to the external timer.
 *
 * We want to do the calibration only once since we want to have local timer
 * irqs syncron. CPUs connected by the same APIC bus have the very same bus
 * frequency.
 *
 * This was previously done by reading the PIT/HPET and waiting for a wrap
 * around to find out, that a tick has elapsed. I have a box, where the PIT
 * readout is broken, so it never gets out of the wait loop again. This was
 * also reported by others.
 *
 * Monitoring the jiffies value is inaccurate and the clockevents
 * infrastructure allows us to do a simple substitution of the interrupt
 * handler.
 *
 * The calibration routine also uses the pm_timer when possible, as the PIT
 * happens to run way too slow (factor 2.3 on my VAIO CoreDuo, which goes
 * back to normal later in the boot process).
 */

#define LAPIC_CAL_LOOPS		(HZ/10)

static __initdata int lapic_cal_loops = -1;
static __initdata long lapic_cal_t1, lapic_cal_t2;
static __initdata unsigned long long lapic_cal_tsc1, lapic_cal_tsc2;
static __initdata unsigned long lapic_cal_pm1, lapic_cal_pm2;
static __initdata unsigned long lapic_cal_j1, lapic_cal_j2;

/*
 * Temporary interrupt handler.
 */
static void __init lapic_cal_handler(struct clock_event_device *dev)
{
	unsigned long long tsc = 0;
	long tapic = apic_read(APIC_TMCCT);
	unsigned long pm = acpi_pm_read_early();

	if (cpu_has_tsc)
		rdtscll(tsc);

	switch (lapic_cal_loops++) {
	case 0:
		lapic_cal_t1 = tapic;
		lapic_cal_tsc1 = tsc;
		lapic_cal_pm1 = pm;
		lapic_cal_j1 = jiffies;
		break;

	case LAPIC_CAL_LOOPS:
		lapic_cal_t2 = tapic;
		lapic_cal_tsc2 = tsc;
		if (pm < lapic_cal_pm1)
			pm += ACPI_PM_OVRRUN;
		lapic_cal_pm2 = pm;
		lapic_cal_j2 = jiffies;
		break;
	}
}

582 583
static int __init
calibrate_by_pmtimer(long deltapm, long *delta, long *deltatsc)
584 585 586 587 588 589 590 591 592 593
{
	const long pm_100ms = PMTMR_TICKS_PER_SEC / 10;
	const long pm_thresh = pm_100ms / 100;
	unsigned long mult;
	u64 res;

#ifndef CONFIG_X86_PM_TIMER
	return -1;
#endif

Y
Yasuaki Ishimatsu 已提交
594
	apic_printk(APIC_VERBOSE, "... PM-Timer delta = %ld\n", deltapm);
595 596 597 598 599 600 601 602 603

	/* Check, if the PM timer is available */
	if (!deltapm)
		return -1;

	mult = clocksource_hz2mult(PMTMR_TICKS_PER_SEC, 22);

	if (deltapm > (pm_100ms - pm_thresh) &&
	    deltapm < (pm_100ms + pm_thresh)) {
Y
Yasuaki Ishimatsu 已提交
604
		apic_printk(APIC_VERBOSE, "... PM-Timer result ok\n");
605 606 607 608 609 610
		return 0;
	}

	res = (((u64)deltapm) *  mult) >> 22;
	do_div(res, 1000000);
	pr_warning("APIC calibration not consistent "
Y
Yasuaki Ishimatsu 已提交
611
		   "with PM-Timer: %ldms instead of 100ms\n",(long)res);
612 613 614 615 616 617 618 619 620 621 622

	/* Correct the lapic counter value */
	res = (((u64)(*delta)) * pm_100ms);
	do_div(res, deltapm);
	pr_info("APIC delta adjusted to PM-Timer: "
		"%lu (%ld)\n", (unsigned long)res, *delta);
	*delta = (long)res;

	/* Correct the tsc counter value */
	if (cpu_has_tsc) {
		res = (((u64)(*deltatsc)) * pm_100ms);
623
		do_div(res, deltapm);
624
		apic_printk(APIC_VERBOSE, "TSC delta adjusted to "
625
					  "PM-Timer: %lu (%ld)\n",
626 627
					(unsigned long)res, *deltatsc);
		*deltatsc = (long)res;
628 629 630 631 632
	}

	return 0;
}

633 634 635 636 637
static int __init calibrate_APIC_clock(void)
{
	struct clock_event_device *levt = &__get_cpu_var(lapic_events);
	void (*real_handler)(struct clock_event_device *dev);
	unsigned long deltaj;
638
	long delta, deltatsc;
639 640
	int pm_referenced = 0;

641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659
	/**
	 * check if lapic timer has already been calibrated by platform
	 * specific routine, such as tsc calibration code. if so, we just fill
	 * in the clockevent structure and return.
	 */

	if (lapic_timer_frequency) {
		apic_printk(APIC_VERBOSE, "lapic timer already calibrated %d\n",
				lapic_timer_frequency);
		lapic_clockevent.mult = div_sc(lapic_timer_frequency/APIC_DIVISOR,
					TICK_NSEC, lapic_clockevent.shift);
		lapic_clockevent.max_delta_ns =
			clockevent_delta2ns(0x7FFFFF, &lapic_clockevent);
		lapic_clockevent.min_delta_ns =
			clockevent_delta2ns(0xF, &lapic_clockevent);
		lapic_clockevent.features &= ~CLOCK_EVT_FEAT_DUMMY;
		return 0;
	}

660 661 662 663 664 665 666
	local_irq_disable();

	/* Replace the global interrupt handler */
	real_handler = global_clock_event->event_handler;
	global_clock_event->event_handler = lapic_cal_handler;

	/*
C
Cyrill Gorcunov 已提交
667
	 * Setup the APIC counter to maximum. There is no way the lapic
668 669
	 * can underflow in the 100ms detection time frame
	 */
C
Cyrill Gorcunov 已提交
670
	__setup_APIC_LVTT(0xffffffff, 0, 0);
671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686

	/* Let the interrupts run */
	local_irq_enable();

	while (lapic_cal_loops <= LAPIC_CAL_LOOPS)
		cpu_relax();

	local_irq_disable();

	/* Restore the real event handler */
	global_clock_event->event_handler = real_handler;

	/* Build delta t1-t2 as apic timer counts down */
	delta = lapic_cal_t1 - lapic_cal_t2;
	apic_printk(APIC_VERBOSE, "... lapic delta = %ld\n", delta);

687 688
	deltatsc = (long)(lapic_cal_tsc2 - lapic_cal_tsc1);

689 690
	/* we trust the PM based calibration if possible */
	pm_referenced = !calibrate_by_pmtimer(lapic_cal_pm2 - lapic_cal_pm1,
691
					&delta, &deltatsc);
692 693 694 695 696

	/* Calculate the scaled math multiplication factor */
	lapic_clockevent.mult = div_sc(delta, TICK_NSEC * LAPIC_CAL_LOOPS,
				       lapic_clockevent.shift);
	lapic_clockevent.max_delta_ns =
697
		clockevent_delta2ns(0x7FFFFFFF, &lapic_clockevent);
698 699 700
	lapic_clockevent.min_delta_ns =
		clockevent_delta2ns(0xF, &lapic_clockevent);

701
	lapic_timer_frequency = (delta * APIC_DIVISOR) / LAPIC_CAL_LOOPS;
702 703

	apic_printk(APIC_VERBOSE, "..... delta %ld\n", delta);
704
	apic_printk(APIC_VERBOSE, "..... mult: %u\n", lapic_clockevent.mult);
705
	apic_printk(APIC_VERBOSE, "..... calibration result: %u\n",
706
		    lapic_timer_frequency);
707 708 709 710

	if (cpu_has_tsc) {
		apic_printk(APIC_VERBOSE, "..... CPU clock speed is "
			    "%ld.%04ld MHz.\n",
711 712
			    (deltatsc / LAPIC_CAL_LOOPS) / (1000000 / HZ),
			    (deltatsc / LAPIC_CAL_LOOPS) % (1000000 / HZ));
713 714 715 716
	}

	apic_printk(APIC_VERBOSE, "..... host bus clock speed is "
		    "%u.%04u MHz.\n",
717 718
		    lapic_timer_frequency / (1000000 / HZ),
		    lapic_timer_frequency % (1000000 / HZ));
719 720 721 722

	/*
	 * Do a sanity check on the APIC calibration result
	 */
723
	if (lapic_timer_frequency < (1000000 / HZ)) {
724
		local_irq_enable();
725
		pr_warning("APIC frequency too slow, disabling apic timer\n");
726 727 728 729 730
		return -1;
	}

	levt->features &= ~CLOCK_EVT_FEAT_DUMMY;

731 732 733 734
	/*
	 * PM timer calibration failed or not turned on
	 * so lets try APIC timer based calibration
	 */
735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766
	if (!pm_referenced) {
		apic_printk(APIC_VERBOSE, "... verify APIC timer\n");

		/*
		 * Setup the apic timer manually
		 */
		levt->event_handler = lapic_cal_handler;
		lapic_timer_setup(CLOCK_EVT_MODE_PERIODIC, levt);
		lapic_cal_loops = -1;

		/* Let the interrupts run */
		local_irq_enable();

		while (lapic_cal_loops <= LAPIC_CAL_LOOPS)
			cpu_relax();

		/* Stop the lapic timer */
		lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, levt);

		/* Jiffies delta */
		deltaj = lapic_cal_j2 - lapic_cal_j1;
		apic_printk(APIC_VERBOSE, "... jiffies delta = %lu\n", deltaj);

		/* Check, if the jiffies result is consistent */
		if (deltaj >= LAPIC_CAL_LOOPS-2 && deltaj <= LAPIC_CAL_LOOPS+2)
			apic_printk(APIC_VERBOSE, "... jiffies result ok\n");
		else
			levt->features |= CLOCK_EVT_FEAT_DUMMY;
	} else
		local_irq_enable();

	if (levt->features & CLOCK_EVT_FEAT_DUMMY) {
767
		pr_warning("APIC timer disabled due to verification failure\n");
768 769 770 771 772 773
			return -1;
	}

	return 0;
}

H
Hiroshi Shimamoto 已提交
774 775 776 777 778
/*
 * Setup the boot APIC
 *
 * Calibrate and verify the result.
 */
779 780 781
void __init setup_boot_APIC_clock(void)
{
	/*
782 783 784 785
	 * The local apic timer can be disabled via the kernel
	 * commandline or from the CPU detection code. Register the lapic
	 * timer as a dummy clock event source on SMP systems, so the
	 * broadcast mechanism is used. On UP systems simply ignore it.
786 787
	 */
	if (disable_apic_timer) {
788
		pr_info("Disabling APIC timer\n");
789
		/* No broadcast on UP ! */
790 791
		if (num_possible_cpus() > 1) {
			lapic_clockevent.mult = 1;
792
			setup_APIC_timer();
793
		}
794 795 796
		return;
	}

797 798 799
	apic_printk(APIC_VERBOSE, "Using local APIC timer interrupts.\n"
		    "calibrating APIC timer ...\n");

800
	if (calibrate_APIC_clock()) {
801 802 803 804 805 806
		/* No broadcast on UP ! */
		if (num_possible_cpus() > 1)
			setup_APIC_timer();
		return;
	}

807 808 809 810 811
	/*
	 * If nmi_watchdog is set to IO_APIC, we need the
	 * PIT/HPET going.  Otherwise register lapic as a dummy
	 * device.
	 */
812
	lapic_clockevent.features &= ~CLOCK_EVT_FEAT_DUMMY;
813

814
	/* Setup the lapic or request the broadcast */
815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842
	setup_APIC_timer();
}

void __cpuinit setup_secondary_APIC_clock(void)
{
	setup_APIC_timer();
}

/*
 * The guts of the apic timer interrupt
 */
static void local_apic_timer_interrupt(void)
{
	int cpu = smp_processor_id();
	struct clock_event_device *evt = &per_cpu(lapic_events, cpu);

	/*
	 * Normally we should not be here till LAPIC has been initialized but
	 * in some cases like kdump, its possible that there is a pending LAPIC
	 * timer interrupt from previous kernel's context and is delivered in
	 * new kernel the moment interrupts are enabled.
	 *
	 * Interrupts are enabled early and LAPIC is setup much later, hence
	 * its possible that when we get here evt->event_handler is NULL.
	 * Check for event_handler being NULL and discard the interrupt as
	 * spurious.
	 */
	if (!evt->event_handler) {
843
		pr_warning("Spurious LAPIC timer interrupt on cpu %d\n", cpu);
844 845 846 847 848 849 850 851
		/* Switch it off */
		lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, evt);
		return;
	}

	/*
	 * the NMI deadlock-detector uses this.
	 */
852
	inc_irq_stat(apic_timer_irqs);
853 854 855 856 857 858 859 860 861 862 863 864

	evt->event_handler(evt);
}

/*
 * Local APIC timer interrupt. This is the most natural way for doing
 * local interrupts, but local timer interrupts can be emulated by
 * broadcast interrupts too. [in case the hw doesn't support APIC timers]
 *
 * [ if a single-CPU system runs an SMP kernel then we call the local
 *   interrupt as well. Thus we cannot inline the local irq ... ]
 */
865
void __irq_entry smp_apic_timer_interrupt(struct pt_regs *regs)
866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882
{
	struct pt_regs *old_regs = set_irq_regs(regs);

	/*
	 * NOTE! We'd better ACK the irq immediately,
	 * because timer handling can be slow.
	 */
	ack_APIC_irq();
	/*
	 * update_process_times() expects us to have done irq_enter().
	 * Besides, if we don't timer interrupts ignore the global
	 * interrupt lock, which is the WrongThing (tm) to do.
	 */
	exit_idle();
	irq_enter();
	local_apic_timer_interrupt();
	irq_exit();
883

884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904
	set_irq_regs(old_regs);
}

int setup_profiling_timer(unsigned int multiplier)
{
	return -EINVAL;
}

/*
 * Local APIC start and shutdown
 */

/**
 * clear_local_APIC - shutdown the local APIC
 *
 * This is called, when a CPU is disabled and before rebooting, so the state of
 * the local APIC has no dangling leftovers. Also used to cleanout any BIOS
 * leftovers during boot.
 */
void clear_local_APIC(void)
{
905
	int maxlvt;
906 907
	u32 v;

908
	/* APIC hasn't been mapped yet */
909
	if (!x2apic_mode && !apic_phys)
910 911 912
		return;

	maxlvt = lapic_get_maxlvt();
913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935
	/*
	 * Masking an LVT entry can trigger a local APIC error
	 * if the vector is zero. Mask LVTERR first to prevent this.
	 */
	if (maxlvt >= 3) {
		v = ERROR_APIC_VECTOR; /* any non-zero vector will do */
		apic_write(APIC_LVTERR, v | APIC_LVT_MASKED);
	}
	/*
	 * Careful: we have to set masks only first to deassert
	 * any level-triggered sources.
	 */
	v = apic_read(APIC_LVTT);
	apic_write(APIC_LVTT, v | APIC_LVT_MASKED);
	v = apic_read(APIC_LVT0);
	apic_write(APIC_LVT0, v | APIC_LVT_MASKED);
	v = apic_read(APIC_LVT1);
	apic_write(APIC_LVT1, v | APIC_LVT_MASKED);
	if (maxlvt >= 4) {
		v = apic_read(APIC_LVTPC);
		apic_write(APIC_LVTPC, v | APIC_LVT_MASKED);
	}

936
	/* lets not touch this if we didn't frob it */
937
#ifdef CONFIG_X86_THERMAL_VECTOR
938 939 940 941 942
	if (maxlvt >= 5) {
		v = apic_read(APIC_LVTTHMR);
		apic_write(APIC_LVTTHMR, v | APIC_LVT_MASKED);
	}
#endif
943 944 945 946 947 948 949 950
#ifdef CONFIG_X86_MCE_INTEL
	if (maxlvt >= 6) {
		v = apic_read(APIC_LVTCMCI);
		if (!(v & APIC_LVT_MASKED))
			apic_write(APIC_LVTCMCI, v | APIC_LVT_MASKED);
	}
#endif

951 952 953 954 955 956 957 958 959 960
	/*
	 * Clean APIC state for other OSs:
	 */
	apic_write(APIC_LVTT, APIC_LVT_MASKED);
	apic_write(APIC_LVT0, APIC_LVT_MASKED);
	apic_write(APIC_LVT1, APIC_LVT_MASKED);
	if (maxlvt >= 3)
		apic_write(APIC_LVTERR, APIC_LVT_MASKED);
	if (maxlvt >= 4)
		apic_write(APIC_LVTPC, APIC_LVT_MASKED);
961 962 963 964 965 966 967 968

	/* Integrated APIC (!82489DX) ? */
	if (lapic_is_integrated()) {
		if (maxlvt > 3)
			/* Clear ESR due to Pentium errata 3AP and 11AP */
			apic_write(APIC_ESR, 0);
		apic_read(APIC_ESR);
	}
969 970 971 972 973 974 975 976 977
}

/**
 * disable_local_APIC - clear and disable the local APIC
 */
void disable_local_APIC(void)
{
	unsigned int value;

978
	/* APIC hasn't been mapped yet */
979
	if (!x2apic_mode && !apic_phys)
980 981
		return;

982 983 984 985 986 987 988 989 990
	clear_local_APIC();

	/*
	 * Disable APIC (implies clearing of registers
	 * for 82489DX!).
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_SPIV_APIC_ENABLED;
	apic_write(APIC_SPIV, value);
991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004

#ifdef CONFIG_X86_32
	/*
	 * When LAPIC was disabled by the BIOS and enabled by the kernel,
	 * restore the disabled state.
	 */
	if (enabled_via_apicbase) {
		unsigned int l, h;

		rdmsr(MSR_IA32_APICBASE, l, h);
		l &= ~MSR_IA32_APICBASE_ENABLE;
		wrmsr(MSR_IA32_APICBASE, l, h);
	}
#endif
1005 1006
}

1007 1008 1009 1010 1011 1012
/*
 * If Linux enabled the LAPIC against the BIOS default disable it down before
 * re-entering the BIOS on shutdown.  Otherwise the BIOS may get confused and
 * not power-off.  Additionally clear all LVT entries before disable_local_APIC
 * for the case where Linux didn't enable the LAPIC.
 */
1013 1014 1015 1016
void lapic_shutdown(void)
{
	unsigned long flags;

1017
	if (!cpu_has_apic && !apic_from_smp_config())
1018 1019 1020 1021
		return;

	local_irq_save(flags);

1022 1023 1024 1025 1026 1027 1028
#ifdef CONFIG_X86_32
	if (!enabled_via_apicbase)
		clear_local_APIC();
	else
#endif
		disable_local_APIC();

1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071

	local_irq_restore(flags);
}

/*
 * This is to verify that we're looking at a real local APIC.
 * Check these against your board if the CPUs aren't getting
 * started for no apparent reason.
 */
int __init verify_local_APIC(void)
{
	unsigned int reg0, reg1;

	/*
	 * The version register is read-only in a real APIC.
	 */
	reg0 = apic_read(APIC_LVR);
	apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg0);
	apic_write(APIC_LVR, reg0 ^ APIC_LVR_MASK);
	reg1 = apic_read(APIC_LVR);
	apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg1);

	/*
	 * The two version reads above should print the same
	 * numbers.  If the second one is different, then we
	 * poke at a non-APIC.
	 */
	if (reg1 != reg0)
		return 0;

	/*
	 * Check if the version looks reasonably.
	 */
	reg1 = GET_APIC_VERSION(reg0);
	if (reg1 == 0x00 || reg1 == 0xff)
		return 0;
	reg1 = lapic_get_maxlvt();
	if (reg1 < 0x02 || reg1 == 0xff)
		return 0;

	/*
	 * The ID register is read/write in a real APIC.
	 */
1072
	reg0 = apic_read(APIC_ID);
1073
	apic_printk(APIC_DEBUG, "Getting ID: %x\n", reg0);
1074
	apic_write(APIC_ID, reg0 ^ apic->apic_id_mask);
1075
	reg1 = apic_read(APIC_ID);
1076 1077
	apic_printk(APIC_DEBUG, "Getting ID: %x\n", reg1);
	apic_write(APIC_ID, reg0);
1078
	if (reg1 != (reg0 ^ apic->apic_id_mask))
1079 1080 1081
		return 0;

	/*
L
Linus Torvalds 已提交
1082 1083 1084 1085 1086
	 * The next two are just to see if we have sane values.
	 * They're only really relevant if we're in Virtual Wire
	 * compatibility mode, but most boxes are anymore.
	 */
	reg0 = apic_read(APIC_LVT0);
1087
	apic_printk(APIC_DEBUG, "Getting LVT0: %x\n", reg0);
L
Linus Torvalds 已提交
1088 1089 1090 1091 1092 1093
	reg1 = apic_read(APIC_LVT1);
	apic_printk(APIC_DEBUG, "Getting LVT1: %x\n", reg1);

	return 1;
}

1094 1095 1096
/**
 * sync_Arb_IDs - synchronize APIC bus arbitration IDs
 */
L
Linus Torvalds 已提交
1097 1098
void __init sync_Arb_IDs(void)
{
C
Cyrill Gorcunov 已提交
1099 1100 1101 1102 1103
	/*
	 * Unsupported on P4 - see Intel Dev. Manual Vol. 3, Ch. 8.6.1 And not
	 * needed on AMD.
	 */
	if (modern_apic() || boot_cpu_data.x86_vendor == X86_VENDOR_AMD)
L
Linus Torvalds 已提交
1104 1105 1106 1107 1108 1109 1110 1111
		return;

	/*
	 * Wait for idle.
	 */
	apic_wait_icr_idle();

	apic_printk(APIC_DEBUG, "Synchronizing Arb IDs.\n");
1112 1113
	apic_write(APIC_ICR, APIC_DEST_ALLINC |
			APIC_INT_LEVELTRIG | APIC_DM_INIT);
L
Linus Torvalds 已提交
1114 1115 1116 1117 1118 1119 1120
}

/*
 * An initial setup of the virtual wire mode.
 */
void __init init_bsp_APIC(void)
{
1121
	unsigned int value;
L
Linus Torvalds 已提交
1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140

	/*
	 * Don't do the setup now if we have a SMP BIOS as the
	 * through-I/O-APIC virtual wire mode might be active.
	 */
	if (smp_found_config || !cpu_has_apic)
		return;

	/*
	 * Do not trust the local APIC being empty at bootup.
	 */
	clear_local_APIC();

	/*
	 * Enable APIC.
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_VECTOR_MASK;
	value |= APIC_SPIV_APIC_ENABLED;
1141 1142 1143 1144 1145 1146 1147 1148 1149

#ifdef CONFIG_X86_32
	/* This bit is reserved on P4/Xeon and should be cleared */
	if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) &&
	    (boot_cpu_data.x86 == 15))
		value &= ~APIC_SPIV_FOCUS_DISABLED;
	else
#endif
		value |= APIC_SPIV_FOCUS_DISABLED;
L
Linus Torvalds 已提交
1150
	value |= SPURIOUS_APIC_VECTOR;
1151
	apic_write(APIC_SPIV, value);
L
Linus Torvalds 已提交
1152 1153 1154 1155

	/*
	 * Set up the virtual wire mode.
	 */
1156
	apic_write(APIC_LVT0, APIC_DM_EXTINT);
L
Linus Torvalds 已提交
1157
	value = APIC_DM_NMI;
1158 1159
	if (!lapic_is_integrated())		/* 82489DX */
		value |= APIC_LVT_LEVEL_TRIGGER;
1160
	apic_write(APIC_LVT1, value);
L
Linus Torvalds 已提交
1161 1162
}

1163 1164
static void __cpuinit lapic_setup_esr(void)
{
1165 1166 1167
	unsigned int oldvalue, value, maxlvt;

	if (!lapic_is_integrated()) {
1168
		pr_info("No ESR for 82489DX.\n");
1169 1170
		return;
	}
1171

1172
	if (apic->disable_esr) {
1173
		/*
1174 1175 1176 1177
		 * Something untraceable is creating bad interrupts on
		 * secondary quads ... for the moment, just leave the
		 * ESR disabled - we can't do anything useful with the
		 * errors anyway - mbligh
1178
		 */
1179
		pr_info("Leaving ESR disabled.\n");
1180
		return;
1181
	}
1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201

	maxlvt = lapic_get_maxlvt();
	if (maxlvt > 3)		/* Due to the Pentium erratum 3AP. */
		apic_write(APIC_ESR, 0);
	oldvalue = apic_read(APIC_ESR);

	/* enables sending errors */
	value = ERROR_APIC_VECTOR;
	apic_write(APIC_LVTERR, value);

	/*
	 * spec says clear errors after enabling vector.
	 */
	if (maxlvt > 3)
		apic_write(APIC_ESR, 0);
	value = apic_read(APIC_ESR);
	if (value != oldvalue)
		apic_printk(APIC_VERBOSE, "ESR value before enabling "
			"vector: 0x%08x  after: 0x%08x\n",
			oldvalue, value);
1202 1203
}

1204 1205
/**
 * setup_local_APIC - setup the local APIC
1206 1207 1208
 *
 * Used to setup local APIC while initializing BSP or bringin up APs.
 * Always called with preemption disabled.
1209 1210
 */
void __cpuinit setup_local_APIC(void)
L
Linus Torvalds 已提交
1211
{
1212
	int cpu = smp_processor_id();
1213 1214 1215 1216 1217 1218 1219
	unsigned int value, queued;
	int i, j, acked = 0;
	unsigned long long tsc = 0, ntsc;
	long long max_loops = cpu_khz;

	if (cpu_has_tsc)
		rdtscll(tsc);
L
Linus Torvalds 已提交
1220

J
Jan Beulich 已提交
1221
	if (disable_apic) {
1222
		disable_ioapic_support();
J
Jan Beulich 已提交
1223 1224 1225
		return;
	}

1226 1227
#ifdef CONFIG_X86_32
	/* Pound the ESR really hard over the head with a big hammer - mbligh */
1228
	if (lapic_is_integrated() && apic->disable_esr) {
1229 1230 1231 1232 1233 1234
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
	}
#endif
1235
	perf_events_lapic_init();
1236

L
Linus Torvalds 已提交
1237 1238 1239 1240
	/*
	 * Double-check whether this APIC is really registered.
	 * This is meaningless in clustered apic mode, so we skip it.
	 */
1241
	BUG_ON(!apic->apic_id_registered());
L
Linus Torvalds 已提交
1242 1243 1244 1245 1246 1247

	/*
	 * Intel recommends to set DFR, LDR and TPR before enabling
	 * an APIC.  See e.g. "AP-388 82489DX User's Manual" (Intel
	 * document number 292116).  So here it goes...
	 */
1248
	apic->init_apic_ldr();
L
Linus Torvalds 已提交
1249

1250 1251
#ifdef CONFIG_X86_32
	/*
1252 1253 1254
	 * APIC LDR is initialized.  If logical_apicid mapping was
	 * initialized during get_smp_config(), make sure it matches the
	 * actual value.
1255
	 */
1256 1257 1258
	i = early_per_cpu(x86_cpu_to_logical_apicid, cpu);
	WARN_ON(i != BAD_APICID && i != logical_smp_processor_id());
	/* always use the value from LDR */
1259 1260
	early_per_cpu(x86_cpu_to_logical_apicid, cpu) =
		logical_smp_processor_id();
1261 1262 1263 1264 1265 1266 1267 1268

	/*
	 * Some NUMA implementations (NUMAQ) don't initialize apicid to
	 * node mapping during NUMA init.  Now that logical apicid is
	 * guaranteed to be known, give it another chance.  This is already
	 * a bit too late - percpu allocation has already happened without
	 * proper NUMA affinity.
	 */
1269 1270 1271
	if (apic->x86_32_numa_cpu_node)
		set_apicid_to_node(early_per_cpu(x86_cpu_to_apicid, cpu),
				   apic->x86_32_numa_cpu_node(cpu));
1272 1273
#endif

L
Linus Torvalds 已提交
1274 1275 1276 1277 1278 1279
	/*
	 * Set Task Priority to 'accept all'. We never change this
	 * later on.
	 */
	value = apic_read(APIC_TASKPRI);
	value &= ~APIC_TPRI_MASK;
1280
	apic_write(APIC_TASKPRI, value);
L
Linus Torvalds 已提交
1281

1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292
	/*
	 * After a crash, we no longer service the interrupts and a pending
	 * interrupt from previous kernel might still have ISR bit set.
	 *
	 * Most probably by now CPU has serviced that pending interrupt and
	 * it might not have done the ack_APIC_irq() because it thought,
	 * interrupt came from i8259 as ExtInt. LAPIC did not get EOI so it
	 * does not clear the ISR bit and cpu thinks it has already serivced
	 * the interrupt. Hence a vector might get locked. It was noticed
	 * for timer irq (vector 0x31). Issue an extra EOI to clear ISR.
	 */
1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305
	do {
		queued = 0;
		for (i = APIC_ISR_NR - 1; i >= 0; i--)
			queued |= apic_read(APIC_IRR + i*0x10);

		for (i = APIC_ISR_NR - 1; i >= 0; i--) {
			value = apic_read(APIC_ISR + i*0x10);
			for (j = 31; j >= 0; j--) {
				if (value & (1<<j)) {
					ack_APIC_irq();
					acked++;
				}
			}
1306
		}
1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318
		if (acked > 256) {
			printk(KERN_ERR "LAPIC pending interrupts after %d EOI\n",
			       acked);
			break;
		}
		if (cpu_has_tsc) {
			rdtscll(ntsc);
			max_loops = (cpu_khz << 10) - (ntsc - tsc);
		} else
			max_loops--;
	} while (queued && max_loops > 0);
	WARN_ON(max_loops <= 0);
1319

L
Linus Torvalds 已提交
1320 1321 1322 1323 1324 1325 1326 1327 1328 1329
	/*
	 * Now that we are all set up, enable the APIC
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_VECTOR_MASK;
	/*
	 * Enable APIC
	 */
	value |= APIC_SPIV_APIC_ENABLED;

1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357
#ifdef CONFIG_X86_32
	/*
	 * Some unknown Intel IO/APIC (or APIC) errata is biting us with
	 * certain networking cards. If high frequency interrupts are
	 * happening on a particular IOAPIC pin, plus the IOAPIC routing
	 * entry is masked/unmasked at a high rate as well then sooner or
	 * later IOAPIC line gets 'stuck', no more interrupts are received
	 * from the device. If focus CPU is disabled then the hang goes
	 * away, oh well :-(
	 *
	 * [ This bug can be reproduced easily with a level-triggered
	 *   PCI Ne2000 networking cards and PII/PIII processors, dual
	 *   BX chipset. ]
	 */
	/*
	 * Actually disabling the focus CPU check just makes the hang less
	 * frequent as it makes the interrupt distributon model be more
	 * like LRU than MRU (the short-term load is more even across CPUs).
	 * See also the comment in end_level_ioapic_irq().  --macro
	 */

	/*
	 * - enable focus processor (bit==0)
	 * - 64bit mode always use processor focus
	 *   so no need to set it
	 */
	value &= ~APIC_SPIV_FOCUS_DISABLED;
#endif
1358

L
Linus Torvalds 已提交
1359 1360 1361 1362
	/*
	 * Set spurious IRQ vector
	 */
	value |= SPURIOUS_APIC_VECTOR;
1363
	apic_write(APIC_SPIV, value);
L
Linus Torvalds 已提交
1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375

	/*
	 * Set up LVT0, LVT1:
	 *
	 * set up through-local-APIC on the BP's LINT0. This is not
	 * strictly necessary in pure symmetric-IO mode, but sometimes
	 * we delegate interrupts to the 8259A.
	 */
	/*
	 * TODO: set up through-local-APIC from through-I/O-APIC? --macro
	 */
	value = apic_read(APIC_LVT0) & APIC_LVT_MASKED;
1376
	if (!cpu && (pic_mode || !value)) {
L
Linus Torvalds 已提交
1377
		value = APIC_DM_EXTINT;
1378
		apic_printk(APIC_VERBOSE, "enabled ExtINT on CPU#%d\n", cpu);
L
Linus Torvalds 已提交
1379 1380
	} else {
		value = APIC_DM_EXTINT | APIC_LVT_MASKED;
1381
		apic_printk(APIC_VERBOSE, "masked ExtINT on CPU#%d\n", cpu);
L
Linus Torvalds 已提交
1382
	}
1383
	apic_write(APIC_LVT0, value);
L
Linus Torvalds 已提交
1384 1385 1386 1387

	/*
	 * only the BP should see the LINT1 NMI signal, obviously.
	 */
1388
	if (!cpu)
L
Linus Torvalds 已提交
1389 1390 1391
		value = APIC_DM_NMI;
	else
		value = APIC_DM_NMI | APIC_LVT_MASKED;
1392 1393
	if (!lapic_is_integrated())		/* 82489DX */
		value |= APIC_LVT_LEVEL_TRIGGER;
1394
	apic_write(APIC_LVT1, value);
1395

1396 1397
#ifdef CONFIG_X86_MCE_INTEL
	/* Recheck CMCI information after local APIC is up on CPU #0 */
1398
	if (!cpu)
1399 1400
		cmci_recheck();
#endif
1401
}
L
Linus Torvalds 已提交
1402

1403 1404 1405
void __cpuinit end_local_APIC_setup(void)
{
	lapic_setup_esr();
1406 1407

#ifdef CONFIG_X86_32
1408 1409 1410 1411 1412 1413 1414
	{
		unsigned int value;
		/* Disable the local apic timer */
		value = apic_read(APIC_LVTT);
		value |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR);
		apic_write(APIC_LVTT, value);
	}
1415 1416
#endif

1417
	apic_pm_activate();
1418 1419 1420 1421 1422
}

void __init bsp_end_local_APIC_setup(void)
{
	end_local_APIC_setup();
1423 1424 1425 1426 1427

	/*
	 * Now that local APIC setup is completed for BP, configure the fault
	 * handling for interrupt remapping.
	 */
1428
	if (intr_remapping_enabled)
1429 1430
		enable_drhd_fault_handling();

L
Linus Torvalds 已提交
1431 1432
}

Y
Yinghai Lu 已提交
1433
#ifdef CONFIG_X86_X2APIC
1434 1435
void check_x2apic(void)
{
1436
	if (x2apic_enabled()) {
1437
		pr_info("x2apic enabled by BIOS, switching to x2apic ops\n");
1438
		x2apic_preenabled = x2apic_mode = 1;
1439 1440 1441 1442 1443 1444 1445
	}
}

void enable_x2apic(void)
{
	int msr, msr2;

1446
	if (!x2apic_mode)
Y
Yinghai Lu 已提交
1447 1448
		return;

1449 1450
	rdmsr(MSR_IA32_APICBASE, msr, msr2);
	if (!(msr & X2APIC_ENABLE)) {
1451
		printk_once(KERN_INFO "Enabling x2apic\n");
1452
		wrmsr(MSR_IA32_APICBASE, msr | X2APIC_ENABLE, msr2);
1453 1454
	}
}
1455
#endif /* CONFIG_X86_X2APIC */
1456

1457
int __init enable_IR(void)
1458
{
1459
#ifdef CONFIG_IRQ_REMAP
1460 1461
	if (!intr_remapping_supported()) {
		pr_debug("intr-remapping not supported\n");
1462
		return -1;
1463 1464
	}

1465 1466 1467
	if (!x2apic_preenabled && skip_ioapic_setup) {
		pr_info("Skipped enabling intr-remap because of skipping "
			"io-apic setup\n");
1468
		return -1;
1469 1470
	}

1471
	return enable_intr_remapping();
1472
#endif
1473
	return -1;
1474 1475 1476 1477 1478 1479
}

void __init enable_IR_x2apic(void)
{
	unsigned long flags;
	int ret, x2apic_enabled = 0;
Y
Yinghai Lu 已提交
1480
	int dmar_table_init_ret;
1481 1482

	dmar_table_init_ret = dmar_table_init();
Y
Yinghai Lu 已提交
1483 1484
	if (dmar_table_init_ret && !x2apic_supported())
		return;
1485

1486
	ret = save_ioapic_entries();
1487
	if (ret) {
1488
		pr_info("Saving IO-APIC state failed: %d\n", ret);
1489
		goto out;
1490
	}
1491

1492
	local_irq_save(flags);
1493
	legacy_pic->mask_all();
1494
	mask_ioapic_entries();
1495

1496
	if (dmar_table_init_ret)
1497
		ret = -1;
1498 1499 1500
	else
		ret = enable_IR();

1501
	if (ret < 0) {
1502 1503 1504
		/* IR is required if there is APIC ID > 255 even when running
		 * under KVM
		 */
1505 1506
		if (max_physical_apicid > 255 ||
		    !hypervisor_x2apic_available())
1507 1508 1509 1510 1511 1512 1513
			goto nox2apic;
		/*
		 * without IR all CPUs can be addressed by IOAPIC/MSI
		 * only in physical mode
		 */
		x2apic_force_phys();
	}
1514

1515 1516 1517
	if (ret == IRQ_REMAP_XAPIC_MODE)
		goto nox2apic;

1518
	x2apic_enabled = 1;
1519

1520 1521
	if (x2apic_supported() && !x2apic_mode) {
		x2apic_mode = 1;
1522
		enable_x2apic();
1523
		pr_info("Enabled x2apic\n");
1524
	}
1525

1526
nox2apic:
1527
	if (ret < 0) /* IR enabling failed */
1528
		restore_ioapic_entries();
1529
	legacy_pic->restore_mask();
1530 1531
	local_irq_restore(flags);

1532
out:
1533
	if (x2apic_enabled || !x2apic_supported())
1534 1535 1536
		return;

	if (x2apic_preenabled)
1537
		panic("x2apic: enabled by BIOS but kernel init failed.");
1538 1539 1540 1541
	else if (ret == IRQ_REMAP_XAPIC_MODE)
		pr_info("x2apic not enabled, IRQ remapping is in xapic mode\n");
	else if (ret < 0)
		pr_info("x2apic not enabled, IRQ remapping init failed\n");
1542
}
1543

1544
#ifdef CONFIG_X86_64
L
Linus Torvalds 已提交
1545 1546 1547 1548
/*
 * Detect and enable local APICs on non-SMP boards.
 * Original code written by Keir Fraser.
 * On AMD64 we trust the BIOS - if it says no APIC it is likely
1549
 * not correctly set up (usually the APIC timer won't work etc.)
L
Linus Torvalds 已提交
1550
 */
1551
static int __init detect_init_APIC(void)
L
Linus Torvalds 已提交
1552 1553
{
	if (!cpu_has_apic) {
1554
		pr_info("No local APIC present\n");
L
Linus Torvalds 已提交
1555 1556 1557 1558 1559 1560
		return -1;
	}

	mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;
	return 0;
}
1561
#else
1562

1563
static int __init apic_verify(void)
1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587
{
	u32 features, h, l;

	/*
	 * The APIC feature bit should now be enabled
	 * in `cpuid'
	 */
	features = cpuid_edx(1);
	if (!(features & (1 << X86_FEATURE_APIC))) {
		pr_warning("Could not enable APIC!\n");
		return -1;
	}
	set_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC);
	mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;

	/* The BIOS may have set up the APIC at some other address */
	rdmsr(MSR_IA32_APICBASE, l, h);
	if (l & MSR_IA32_APICBASE_ENABLE)
		mp_lapic_addr = l & MSR_IA32_APICBASE_BASE;

	pr_info("Found and enabled local APIC!\n");
	return 0;
}

1588
int __init apic_force_enable(unsigned long addr)
1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603
{
	u32 h, l;

	if (disable_apic)
		return -1;

	/*
	 * Some BIOSes disable the local APIC in the APIC_BASE
	 * MSR. This can only be done in software for Intel P6 or later
	 * and AMD K7 (Model > 1) or later.
	 */
	rdmsr(MSR_IA32_APICBASE, l, h);
	if (!(l & MSR_IA32_APICBASE_ENABLE)) {
		pr_info("Local APIC disabled by BIOS -- reenabling.\n");
		l &= ~MSR_IA32_APICBASE_BASE;
1604
		l |= MSR_IA32_APICBASE_ENABLE | addr;
1605 1606 1607 1608 1609 1610
		wrmsr(MSR_IA32_APICBASE, l, h);
		enabled_via_apicbase = 1;
	}
	return apic_verify();
}

1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622
/*
 * Detect and initialize APIC
 */
static int __init detect_init_APIC(void)
{
	/* Disabled by kernel option? */
	if (disable_apic)
		return -1;

	switch (boot_cpu_data.x86_vendor) {
	case X86_VENDOR_AMD:
		if ((boot_cpu_data.x86 == 6 && boot_cpu_data.x86_model > 1) ||
1623
		    (boot_cpu_data.x86 >= 15))
1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640
			break;
		goto no_apic;
	case X86_VENDOR_INTEL:
		if (boot_cpu_data.x86 == 6 || boot_cpu_data.x86 == 15 ||
		    (boot_cpu_data.x86 == 5 && cpu_has_apic))
			break;
		goto no_apic;
	default:
		goto no_apic;
	}

	if (!cpu_has_apic) {
		/*
		 * Over-ride BIOS and try to enable the local APIC only if
		 * "lapic" specified.
		 */
		if (!force_enable_local_apic) {
1641 1642
			pr_info("Local APIC disabled by BIOS -- "
				"you can enable it with \"lapic\"\n");
1643 1644
			return -1;
		}
1645
		if (apic_force_enable(APIC_DEFAULT_PHYS_BASE))
1646 1647 1648 1649
			return -1;
	} else {
		if (apic_verify())
			return -1;
1650 1651 1652 1653 1654 1655 1656
	}

	apic_pm_activate();

	return 0;

no_apic:
1657
	pr_info("No local APIC present or hardware disabled\n");
1658 1659 1660
	return -1;
}
#endif
L
Linus Torvalds 已提交
1661

1662 1663 1664
/**
 * init_apic_mappings - initialize APIC mappings
 */
L
Linus Torvalds 已提交
1665 1666
void __init init_apic_mappings(void)
{
1667 1668
	unsigned int new_apicid;

1669
	if (x2apic_mode) {
1670
		boot_cpu_physical_apicid = read_apic_id();
1671 1672 1673
		return;
	}

1674
	/* If no local APIC can be found return early */
L
Linus Torvalds 已提交
1675
	if (!smp_found_config && detect_init_APIC()) {
1676 1677 1678 1679
		/* lets NOP'ify apic operations */
		pr_info("APIC: disable apic facility\n");
		apic_disable();
	} else {
L
Linus Torvalds 已提交
1680 1681
		apic_phys = mp_lapic_addr;

1682 1683 1684 1685
		/*
		 * acpi lapic path already maps that address in
		 * acpi_register_lapic_address()
		 */
1686
		if (!acpi_lapic && !smp_found_config)
1687
			register_lapic_address(apic_phys);
1688
	}
L
Linus Torvalds 已提交
1689 1690 1691 1692 1693

	/*
	 * Fetch the APIC ID of the BSP in case we have a
	 * default configuration (or the MP table is broken).
	 */
1694 1695 1696
	new_apicid = read_apic_id();
	if (boot_cpu_physical_apicid != new_apicid) {
		boot_cpu_physical_apicid = new_apicid;
1697 1698 1699 1700 1701 1702 1703
		/*
		 * yeah -- we lie about apic_version
		 * in case if apic was disabled via boot option
		 * but it's not a problem for SMP compiled kernel
		 * since smp_sanity_check is prepared for such a case
		 * and disable smp mode
		 */
1704 1705
		apic_version[new_apicid] =
			 GET_APIC_VERSION(apic_read(APIC_LVR));
1706
	}
L
Linus Torvalds 已提交
1707 1708
}

1709 1710 1711 1712
void __init register_lapic_address(unsigned long address)
{
	mp_lapic_addr = address;

1713 1714 1715 1716 1717
	if (!x2apic_mode) {
		set_fixmap_nocache(FIX_APIC_BASE, address);
		apic_printk(APIC_VERBOSE, "mapped APIC to %16lx (%16lx)\n",
			    APIC_BASE, mp_lapic_addr);
	}
1718 1719 1720 1721 1722 1723 1724
	if (boot_cpu_physical_apicid == -1U) {
		boot_cpu_physical_apicid  = read_apic_id();
		apic_version[boot_cpu_physical_apicid] =
			 GET_APIC_VERSION(apic_read(APIC_LVR));
	}
}

L
Linus Torvalds 已提交
1725
/*
1726 1727
 * This initializes the IO-APIC and APIC hardware if this is
 * a UP kernel.
L
Linus Torvalds 已提交
1728
 */
1729
int apic_version[MAX_LOCAL_APIC];
1730

1731
int __init APIC_init_uniprocessor(void)
L
Linus Torvalds 已提交
1732
{
1733
	if (disable_apic) {
1734
		pr_info("Apic disabled\n");
1735 1736
		return -1;
	}
J
Jan Beulich 已提交
1737
#ifdef CONFIG_X86_64
1738 1739
	if (!cpu_has_apic) {
		disable_apic = 1;
1740
		pr_info("Apic disabled by BIOS\n");
1741 1742
		return -1;
	}
Y
Yinghai Lu 已提交
1743 1744 1745 1746 1747 1748 1749 1750 1751
#else
	if (!smp_found_config && !cpu_has_apic)
		return -1;

	/*
	 * Complain if the BIOS pretends there is one.
	 */
	if (!cpu_has_apic &&
	    APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid])) {
1752 1753
		pr_err("BIOS bug, local APIC 0x%x not detected!...\n",
			boot_cpu_physical_apicid);
Y
Yinghai Lu 已提交
1754 1755 1756 1757
		return -1;
	}
#endif

1758
	default_setup_apic_routing();
1759

1760
	verify_local_APIC();
1761 1762
	connect_bsp_APIC();

Y
Yinghai Lu 已提交
1763
#ifdef CONFIG_X86_64
1764
	apic_write(APIC_ID, SET_APIC_ID(boot_cpu_physical_apicid));
Y
Yinghai Lu 已提交
1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775
#else
	/*
	 * Hack: In case of kdump, after a crash, kernel might be booting
	 * on a cpu with non-zero lapic id. But boot_cpu_physical_apicid
	 * might be zero if read from MP tables. Get it from LAPIC.
	 */
# ifdef CONFIG_CRASH_DUMP
	boot_cpu_physical_apicid = read_apic_id();
# endif
#endif
	physid_set_mask_of_physid(boot_cpu_physical_apicid, &phys_cpu_present_map);
1776
	setup_local_APIC();
L
Linus Torvalds 已提交
1777

1778
#ifdef CONFIG_X86_IO_APIC
1779 1780
	/*
	 * Now enable IO-APICs, actually call clear_IO_APIC
1781
	 * We need clear_IO_APIC before enabling error vector
1782 1783 1784
	 */
	if (!skip_ioapic_setup && nr_ioapics)
		enable_IO_APIC();
Y
Yinghai Lu 已提交
1785
#endif
1786

1787
	bsp_end_local_APIC_setup();
1788

Y
Yinghai Lu 已提交
1789
#ifdef CONFIG_X86_IO_APIC
1790 1791
	if (smp_found_config && !skip_ioapic_setup && nr_ioapics)
		setup_IO_APIC();
1792
	else {
1793
		nr_ioapics = 0;
1794
	}
Y
Yinghai Lu 已提交
1795 1796
#endif

1797
	x86_init.timers.setup_percpu_clockev();
1798
	return 0;
L
Linus Torvalds 已提交
1799 1800 1801
}

/*
1802
 * Local APIC interrupts
L
Linus Torvalds 已提交
1803 1804
 */

1805 1806 1807
/*
 * This interrupt should _never_ happen with our APIC/SMP architecture
 */
1808
void smp_spurious_interrupt(struct pt_regs *regs)
L
Linus Torvalds 已提交
1809
{
1810 1811
	u32 v;

1812 1813
	exit_idle();
	irq_enter();
L
Linus Torvalds 已提交
1814
	/*
1815 1816 1817
	 * Check if this really is a spurious interrupt and ACK it
	 * if it is a vectored one.  Just in case...
	 * Spurious interrupts should not be ACKed.
L
Linus Torvalds 已提交
1818
	 */
1819 1820 1821
	v = apic_read(APIC_ISR + ((SPURIOUS_APIC_VECTOR & ~0x1f) >> 1));
	if (v & (1 << (SPURIOUS_APIC_VECTOR & 0x1f)))
		ack_APIC_irq();
1822

1823 1824
	inc_irq_stat(irq_spurious_count);

1825
	/* see sw-dev-man vol 3, chapter 7.4.13.5 */
1826 1827
	pr_info("spurious APIC interrupt on CPU#%d, "
		"should never happen.\n", smp_processor_id());
1828 1829
	irq_exit();
}
L
Linus Torvalds 已提交
1830

1831 1832 1833
/*
 * This interrupt should never happen with our APIC/SMP architecture
 */
1834
void smp_error_interrupt(struct pt_regs *regs)
1835
{
1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847
	u32 v0, v1;
	u32 i = 0;
	static const char * const error_interrupt_reason[] = {
		"Send CS error",		/* APIC Error Bit 0 */
		"Receive CS error",		/* APIC Error Bit 1 */
		"Send accept error",		/* APIC Error Bit 2 */
		"Receive accept error",		/* APIC Error Bit 3 */
		"Redirectable IPI",		/* APIC Error Bit 4 */
		"Send illegal vector",		/* APIC Error Bit 5 */
		"Received illegal vector",	/* APIC Error Bit 6 */
		"Illegal register address",	/* APIC Error Bit 7 */
	};
L
Linus Torvalds 已提交
1848

1849 1850 1851
	exit_idle();
	irq_enter();
	/* First tickle the hardware, only then report what went on. -- REW */
1852
	v0 = apic_read(APIC_ESR);
1853 1854 1855 1856
	apic_write(APIC_ESR, 0);
	v1 = apic_read(APIC_ESR);
	ack_APIC_irq();
	atomic_inc(&irq_err_count);
1857

1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870
	apic_printk(APIC_DEBUG, KERN_DEBUG "APIC error on CPU%d: %02x(%02x)",
		    smp_processor_id(), v0 , v1);

	v1 = v1 & 0xff;
	while (v1) {
		if (v1 & 0x1)
			apic_printk(APIC_DEBUG, KERN_CONT " : %s", error_interrupt_reason[i]);
		i++;
		v1 >>= 1;
	};

	apic_printk(APIC_DEBUG, KERN_CONT "\n");

1871
	irq_exit();
L
Linus Torvalds 已提交
1872 1873
}

1874
/**
1875 1876
 * connect_bsp_APIC - attach the APIC to the interrupt system
 */
1877 1878
void __init connect_bsp_APIC(void)
{
1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890
#ifdef CONFIG_X86_32
	if (pic_mode) {
		/*
		 * Do not trust the local APIC being empty at bootup.
		 */
		clear_local_APIC();
		/*
		 * PIC mode, enable APIC mode in the IMCR, i.e.  connect BSP's
		 * local APIC to INT and NMI lines.
		 */
		apic_printk(APIC_VERBOSE, "leaving PIC mode, "
				"enabling APIC mode.\n");
1891
		imcr_pic_to_apic();
1892 1893
	}
#endif
1894 1895
	if (apic->enable_apic_mode)
		apic->enable_apic_mode();
1896 1897
}

1898 1899 1900 1901 1902 1903 1904
/**
 * disconnect_bsp_APIC - detach the APIC from the interrupt system
 * @virt_wire_setup:	indicates, whether virtual wire mode is selected
 *
 * Virtual wire mode is necessary to deliver legacy interrupts even when the
 * APIC is disabled.
 */
1905
void disconnect_bsp_APIC(int virt_wire_setup)
L
Linus Torvalds 已提交
1906
{
1907 1908
	unsigned int value;

1909 1910 1911 1912 1913 1914 1915 1916 1917 1918
#ifdef CONFIG_X86_32
	if (pic_mode) {
		/*
		 * Put the board back into PIC mode (has an effect only on
		 * certain older boards).  Note that APIC interrupts, including
		 * IPIs, won't work beyond this point!  The only exception are
		 * INIT IPIs.
		 */
		apic_printk(APIC_VERBOSE, "disabling APIC mode, "
				"entering PIC mode.\n");
1919
		imcr_apic_to_pic();
1920 1921 1922 1923
		return;
	}
#endif

1924
	/* Go back to Virtual Wire compatibility mode */
L
Linus Torvalds 已提交
1925

1926 1927 1928 1929 1930 1931
	/* For the spurious interrupt use vector F, and enable it */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_VECTOR_MASK;
	value |= APIC_SPIV_APIC_ENABLED;
	value |= 0xf;
	apic_write(APIC_SPIV, value);
T
Thomas Gleixner 已提交
1932

1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948
	if (!virt_wire_setup) {
		/*
		 * For LVT0 make it edge triggered, active high,
		 * external and enabled
		 */
		value = apic_read(APIC_LVT0);
		value &= ~(APIC_MODE_MASK | APIC_SEND_PENDING |
			APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR |
			APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED);
		value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING;
		value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_EXTINT);
		apic_write(APIC_LVT0, value);
	} else {
		/* Disable LVT0 */
		apic_write(APIC_LVT0, APIC_LVT_MASKED);
	}
T
Thomas Gleixner 已提交
1949

1950 1951 1952 1953
	/*
	 * For LVT1 make it edge triggered, active high,
	 * nmi and enabled
	 */
1954 1955 1956 1957 1958 1959 1960
	value = apic_read(APIC_LVT1);
	value &= ~(APIC_MODE_MASK | APIC_SEND_PENDING |
			APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR |
			APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED);
	value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING;
	value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_NMI);
	apic_write(APIC_LVT1, value);
L
Linus Torvalds 已提交
1961 1962
}

1963 1964
void __cpuinit generic_processor_info(int apicid, int version)
{
1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984
	int cpu, max = nr_cpu_ids;
	bool boot_cpu_detected = physid_isset(boot_cpu_physical_apicid,
				phys_cpu_present_map);

	/*
	 * If boot cpu has not been detected yet, then only allow upto
	 * nr_cpu_ids - 1 processors and keep one slot free for boot cpu
	 */
	if (!boot_cpu_detected && num_processors >= nr_cpu_ids - 1 &&
	    apicid != boot_cpu_physical_apicid) {
		int thiscpu = max + disabled_cpus - 1;

		pr_warning(
			"ACPI: NR_CPUS/possible_cpus limit of %i almost"
			" reached. Keeping one slot for boot cpu."
			"  Processor %d/0x%x ignored.\n", max, thiscpu, apicid);

		disabled_cpus++;
		return;
	}
1985

1986 1987 1988 1989 1990 1991 1992 1993
	if (num_processors >= nr_cpu_ids) {
		int thiscpu = max + disabled_cpus;

		pr_warning(
			"ACPI: NR_CPUS/possible_cpus limit of %i reached."
			"  Processor %d/0x%x ignored.\n", max, thiscpu, apicid);

		disabled_cpus++;
1994 1995 1996 1997 1998 1999 2000 2001 2002
		return;
	}

	num_processors++;
	if (apicid == boot_cpu_physical_apicid) {
		/*
		 * x86_bios_cpu_apicid is required to have processors listed
		 * in same order as logical cpu numbers. Hence the first
		 * entry is BSP, and so on.
2003 2004
		 * boot_cpu_init() already hold bit 0 in cpu_present_mask
		 * for BSP.
2005 2006
		 */
		cpu = 0;
2007 2008 2009 2010 2011 2012 2013 2014 2015 2016
	} else
		cpu = cpumask_next_zero(-1, cpu_present_mask);

	/*
	 * Validate version
	 */
	if (version == 0x0) {
		pr_warning("BIOS bug: APIC version is 0 for CPU %d/0x%x, fixing up to 0x10\n",
			   cpu, apicid);
		version = 0x10;
2017
	}
2018 2019 2020 2021 2022 2023 2024 2025
	apic_version[apicid] = version;

	if (version != apic_version[boot_cpu_physical_apicid]) {
		pr_warning("BIOS bug: APIC version mismatch, boot CPU: %x, CPU %d: version %x\n",
			apic_version[boot_cpu_physical_apicid], cpu, version);
	}

	physid_set(apicid, phys_cpu_present_map);
2026 2027 2028
	if (apicid > max_physical_apicid)
		max_physical_apicid = apicid;

2029
#if defined(CONFIG_SMP) || defined(CONFIG_X86_64)
2030 2031
	early_per_cpu(x86_cpu_to_apicid, cpu) = apicid;
	early_per_cpu(x86_bios_cpu_apicid, cpu) = apicid;
2032
#endif
2033 2034 2035 2036
#ifdef CONFIG_X86_32
	early_per_cpu(x86_cpu_to_logical_apicid, cpu) =
		apic->x86_32_early_logical_apicid(cpu);
#endif
2037 2038
	set_cpu_possible(cpu, true);
	set_cpu_present(cpu, true);
2039 2040
}

2041 2042 2043 2044
int hard_smp_processor_id(void)
{
	return read_apic_id();
}
I
Ingo Molnar 已提交
2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055

void default_init_apic_ldr(void)
{
	unsigned long val;

	apic_write(APIC_DFR, APIC_DFR_VALUE);
	val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
	val |= SET_APIC_LOGICAL_ID(1UL << smp_processor_id());
	apic_write(APIC_LDR, val);
}

2056
/*
2057
 * Power management
2058
 */
2059 2060 2061
#ifdef CONFIG_PM

static struct {
2062 2063 2064 2065 2066
	/*
	 * 'active' is true if the local APIC was enabled by us and
	 * not the BIOS; this signifies that we are also responsible
	 * for disabling it before entering apm/acpi suspend
	 */
2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083
	int active;
	/* r/w apic fields */
	unsigned int apic_id;
	unsigned int apic_taskpri;
	unsigned int apic_ldr;
	unsigned int apic_dfr;
	unsigned int apic_spiv;
	unsigned int apic_lvtt;
	unsigned int apic_lvtpc;
	unsigned int apic_lvt0;
	unsigned int apic_lvt1;
	unsigned int apic_lvterr;
	unsigned int apic_tmict;
	unsigned int apic_tdcr;
	unsigned int apic_thmr;
} apic_pm_state;

2084
static int lapic_suspend(void)
2085 2086 2087
{
	unsigned long flags;
	int maxlvt;
2088

2089 2090
	if (!apic_pm_state.active)
		return 0;
2091

2092
	maxlvt = lapic_get_maxlvt();
2093

2094
	apic_pm_state.apic_id = apic_read(APIC_ID);
2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106
	apic_pm_state.apic_taskpri = apic_read(APIC_TASKPRI);
	apic_pm_state.apic_ldr = apic_read(APIC_LDR);
	apic_pm_state.apic_dfr = apic_read(APIC_DFR);
	apic_pm_state.apic_spiv = apic_read(APIC_SPIV);
	apic_pm_state.apic_lvtt = apic_read(APIC_LVTT);
	if (maxlvt >= 4)
		apic_pm_state.apic_lvtpc = apic_read(APIC_LVTPC);
	apic_pm_state.apic_lvt0 = apic_read(APIC_LVT0);
	apic_pm_state.apic_lvt1 = apic_read(APIC_LVT1);
	apic_pm_state.apic_lvterr = apic_read(APIC_LVTERR);
	apic_pm_state.apic_tmict = apic_read(APIC_TMICT);
	apic_pm_state.apic_tdcr = apic_read(APIC_TDCR);
2107
#ifdef CONFIG_X86_THERMAL_VECTOR
2108 2109 2110
	if (maxlvt >= 5)
		apic_pm_state.apic_thmr = apic_read(APIC_LVTTHMR);
#endif
2111

2112 2113
	local_irq_save(flags);
	disable_local_APIC();
2114

2115 2116
	if (intr_remapping_enabled)
		disable_intr_remapping();
2117

2118 2119
	local_irq_restore(flags);
	return 0;
L
Linus Torvalds 已提交
2120 2121
}

2122
static void lapic_resume(void)
L
Linus Torvalds 已提交
2123
{
2124 2125
	unsigned int l, h;
	unsigned long flags;
2126
	int maxlvt;
2127

2128
	if (!apic_pm_state.active)
2129
		return;
2130

2131
	local_irq_save(flags);
2132
	if (intr_remapping_enabled) {
2133 2134 2135 2136 2137 2138 2139
		/*
		 * IO-APIC and PIC have their own resume routines.
		 * We just mask them here to make sure the interrupt
		 * subsystem is completely quiet while we enable x2apic
		 * and interrupt-remapping.
		 */
		mask_ioapic_entries();
2140
		legacy_pic->mask_all();
2141
	}
C
Cyrill Gorcunov 已提交
2142

2143
	if (x2apic_mode)
C
Cyrill Gorcunov 已提交
2144
		enable_x2apic();
2145
	else {
C
Cyrill Gorcunov 已提交
2146 2147 2148 2149 2150 2151
		/*
		 * Make sure the APICBASE points to the right address
		 *
		 * FIXME! This will be wrong if we ever support suspend on
		 * SMP! We'll need to do this as part of the CPU restore!
		 */
2152 2153 2154 2155
		rdmsr(MSR_IA32_APICBASE, l, h);
		l &= ~MSR_IA32_APICBASE_BASE;
		l |= MSR_IA32_APICBASE_ENABLE | mp_lapic_addr;
		wrmsr(MSR_IA32_APICBASE, l, h);
2156
	}
2157

2158
	maxlvt = lapic_get_maxlvt();
2159 2160 2161 2162 2163 2164 2165 2166
	apic_write(APIC_LVTERR, ERROR_APIC_VECTOR | APIC_LVT_MASKED);
	apic_write(APIC_ID, apic_pm_state.apic_id);
	apic_write(APIC_DFR, apic_pm_state.apic_dfr);
	apic_write(APIC_LDR, apic_pm_state.apic_ldr);
	apic_write(APIC_TASKPRI, apic_pm_state.apic_taskpri);
	apic_write(APIC_SPIV, apic_pm_state.apic_spiv);
	apic_write(APIC_LVT0, apic_pm_state.apic_lvt0);
	apic_write(APIC_LVT1, apic_pm_state.apic_lvt1);
C
Cyrill Gorcunov 已提交
2167
#if defined(CONFIG_X86_MCE_P4THERMAL) || defined(CONFIG_X86_MCE_INTEL)
2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180
	if (maxlvt >= 5)
		apic_write(APIC_LVTTHMR, apic_pm_state.apic_thmr);
#endif
	if (maxlvt >= 4)
		apic_write(APIC_LVTPC, apic_pm_state.apic_lvtpc);
	apic_write(APIC_LVTT, apic_pm_state.apic_lvtt);
	apic_write(APIC_TDCR, apic_pm_state.apic_tdcr);
	apic_write(APIC_TMICT, apic_pm_state.apic_tmict);
	apic_write(APIC_ESR, 0);
	apic_read(APIC_ESR);
	apic_write(APIC_LVTERR, apic_pm_state.apic_lvterr);
	apic_write(APIC_ESR, 0);
	apic_read(APIC_ESR);
C
Cyrill Gorcunov 已提交
2181

2182
	if (intr_remapping_enabled)
2183
		reenable_intr_remapping(x2apic_mode);
2184

2185 2186
	local_irq_restore(flags);
}
T
Thomas Gleixner 已提交
2187

2188 2189 2190 2191 2192
/*
 * This device has no shutdown method - fully functioning local APICs
 * are needed on every CPU up until machine_halt/restart/poweroff.
 */

2193
static struct syscore_ops lapic_syscore_ops = {
2194 2195 2196
	.resume		= lapic_resume,
	.suspend	= lapic_suspend,
};
T
Thomas Gleixner 已提交
2197

2198 2199 2200
static void __cpuinit apic_pm_activate(void)
{
	apic_pm_state.active = 1;
L
Linus Torvalds 已提交
2201 2202
}

2203
static int __init init_lapic_sysfs(void)
L
Linus Torvalds 已提交
2204
{
2205
	/* XXX: remove suspend/resume procs if !apic_pm_state.active? */
2206 2207
	if (cpu_has_apic)
		register_syscore_ops(&lapic_syscore_ops);
H
Hiroshi Shimamoto 已提交
2208

2209
	return 0;
L
Linus Torvalds 已提交
2210
}
2211 2212 2213

/* local apic needs to resume before other devices access its registers. */
core_initcall(init_lapic_sysfs);
2214 2215 2216 2217 2218 2219

#else	/* CONFIG_PM */

static void apic_pm_activate(void) { }

#endif	/* CONFIG_PM */
L
Linus Torvalds 已提交
2220

Y
Yinghai Lu 已提交
2221
#ifdef CONFIG_X86_64
2222 2223

static int __cpuinit apic_cluster_num(void)
L
Linus Torvalds 已提交
2224 2225 2226
{
	int i, clusters, zeros;
	unsigned id;
2227
	u16 *bios_cpu_apicid;
L
Linus Torvalds 已提交
2228 2229
	DECLARE_BITMAP(clustermap, NUM_APIC_CLUSTERS);

2230
	bios_cpu_apicid = early_per_cpu_ptr(x86_bios_cpu_apicid);
2231
	bitmap_zero(clustermap, NUM_APIC_CLUSTERS);
L
Linus Torvalds 已提交
2232

2233
	for (i = 0; i < nr_cpu_ids; i++) {
2234
		/* are we being called early in kernel startup? */
2235 2236
		if (bios_cpu_apicid) {
			id = bios_cpu_apicid[i];
2237
		} else if (i < nr_cpu_ids) {
2238 2239 2240 2241
			if (cpu_present(i))
				id = per_cpu(x86_bios_cpu_apicid, i);
			else
				continue;
2242
		} else
2243 2244
			break;

L
Linus Torvalds 已提交
2245 2246 2247 2248 2249 2250
		if (id != BAD_APICID)
			__set_bit(APIC_CLUSTERID(id), clustermap);
	}

	/* Problem:  Partially populated chassis may not have CPUs in some of
	 * the APIC clusters they have been allocated.  Only present CPUs have
2251 2252 2253
	 * x86_bios_cpu_apicid entries, thus causing zeroes in the bitmap.
	 * Since clusters are allocated sequentially, count zeros only if
	 * they are bounded by ones.
L
Linus Torvalds 已提交
2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264
	 */
	clusters = 0;
	zeros = 0;
	for (i = 0; i < NUM_APIC_CLUSTERS; i++) {
		if (test_bit(i, clustermap)) {
			clusters += 1 + zeros;
			zeros = 0;
		} else
			++zeros;
	}

2265 2266 2267 2268 2269 2270 2271 2272 2273 2274
	return clusters;
}

static int __cpuinitdata multi_checked;
static int __cpuinitdata multi;

static int __cpuinit set_multi(const struct dmi_system_id *d)
{
	if (multi)
		return 0;
C
Cyrill Gorcunov 已提交
2275
	pr_info("APIC: %s detected, Multi Chassis\n", d->ident);
2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312
	multi = 1;
	return 0;
}

static const __cpuinitconst struct dmi_system_id multi_dmi_table[] = {
	{
		.callback = set_multi,
		.ident = "IBM System Summit2",
		.matches = {
			DMI_MATCH(DMI_SYS_VENDOR, "IBM"),
			DMI_MATCH(DMI_PRODUCT_NAME, "Summit2"),
		},
	},
	{}
};

static void __cpuinit dmi_check_multi(void)
{
	if (multi_checked)
		return;

	dmi_check_system(multi_dmi_table);
	multi_checked = 1;
}

/*
 * apic_is_clustered_box() -- Check if we can expect good TSC
 *
 * Thus far, the major user of this is IBM's Summit2 series:
 * Clustered boxes may have unsynced TSC problems if they are
 * multi-chassis.
 * Use DMI to check them
 */
__cpuinit int apic_is_clustered_box(void)
{
	dmi_check_multi();
	if (multi)
2313 2314
		return 1;

2315 2316 2317
	if (!is_vsmp_box())
		return 0;

L
Linus Torvalds 已提交
2318
	/*
2319 2320
	 * ScaleMP vSMPowered boxes have one cluster per board and TSCs are
	 * not guaranteed to be synced between boards
L
Linus Torvalds 已提交
2321
	 */
2322 2323 2324 2325
	if (apic_cluster_num() > 1)
		return 1;

	return 0;
L
Linus Torvalds 已提交
2326
}
Y
Yinghai Lu 已提交
2327
#endif
L
Linus Torvalds 已提交
2328 2329

/*
2330
 * APIC command line parameters
L
Linus Torvalds 已提交
2331
 */
2332
static int __init setup_disableapic(char *arg)
2333
{
L
Linus Torvalds 已提交
2334
	disable_apic = 1;
2335
	setup_clear_cpu_cap(X86_FEATURE_APIC);
2336 2337 2338
	return 0;
}
early_param("disableapic", setup_disableapic);
L
Linus Torvalds 已提交
2339

2340
/* same as disableapic, for compatibility */
2341
static int __init setup_nolapic(char *arg)
2342
{
2343
	return setup_disableapic(arg);
2344
}
2345
early_param("nolapic", setup_nolapic);
L
Linus Torvalds 已提交
2346

2347 2348 2349 2350 2351 2352 2353
static int __init parse_lapic_timer_c2_ok(char *arg)
{
	local_apic_timer_c2_ok = 1;
	return 0;
}
early_param("lapic_timer_c2_ok", parse_lapic_timer_c2_ok);

2354
static int __init parse_disable_apic_timer(char *arg)
2355
{
L
Linus Torvalds 已提交
2356
	disable_apic_timer = 1;
2357
	return 0;
2358
}
2359 2360 2361 2362 2363 2364
early_param("noapictimer", parse_disable_apic_timer);

static int __init parse_nolapic_timer(char *arg)
{
	disable_apic_timer = 1;
	return 0;
2365
}
2366
early_param("nolapic_timer", parse_nolapic_timer);
2367

2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382
static int __init apic_set_verbosity(char *arg)
{
	if (!arg)  {
#ifdef CONFIG_X86_64
		skip_ioapic_setup = 0;
		return 0;
#endif
		return -EINVAL;
	}

	if (strcmp("debug", arg) == 0)
		apic_verbosity = APIC_DEBUG;
	else if (strcmp("verbose", arg) == 0)
		apic_verbosity = APIC_VERBOSE;
	else {
2383
		pr_warning("APIC Verbosity level %s not recognised"
2384 2385 2386 2387 2388 2389 2390 2391
			" use apic=verbose or apic=debug\n", arg);
		return -EINVAL;
	}

	return 0;
}
early_param("apic", apic_set_verbosity);

2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409
static int __init lapic_insert_resource(void)
{
	if (!apic_phys)
		return -1;

	/* Put local APIC into the resource map. */
	lapic_resource.start = apic_phys;
	lapic_resource.end = lapic_resource.start + PAGE_SIZE - 1;
	insert_resource(&iomem_resource, &lapic_resource);

	return 0;
}

/*
 * need call insert after e820_reserve_resources()
 * that is using request_resource
 */
late_initcall(lapic_insert_resource);