gpio-mxc.c 11.4 KB
Newer Older
1 2 3 4 5
/*
 * MXC GPIO support. (c) 2008 Daniel Mack <daniel@caiaq.de>
 * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
 *
 * Based on code from Freescale,
6
 * Copyright (C) 2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include <linux/init.h>
23
#include <linux/interrupt.h>
24 25 26
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/gpio.h>
27 28
#include <linux/platform_device.h>
#include <linux/slab.h>
29
#include <mach/hardware.h>
30 31
#include <asm-generic/bug.h>

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
struct mxc_gpio_port {
	struct list_head node;
	void __iomem *base;
	int irq;
	int irq_high;
	int virtual_irq_start;
	struct gpio_chip chip;
	u32 both_edges;
	spinlock_t lock;
};

/*
 * MX2 has one interrupt *for all* gpio ports. The list is used
 * to save the references to all ports, so that mx2_gpio_irq_handler
 * can walk through all interrupt status registers.
 */
static LIST_HEAD(mxc_gpio_ports);
49

50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65
#define cpu_is_mx1_mx2()	(cpu_is_mx1() || cpu_is_mx2())

#define GPIO_DR		(cpu_is_mx1_mx2() ? 0x1c : 0x00)
#define GPIO_GDIR	(cpu_is_mx1_mx2() ? 0x00 : 0x04)
#define GPIO_PSR	(cpu_is_mx1_mx2() ? 0x24 : 0x08)
#define GPIO_ICR1	(cpu_is_mx1_mx2() ? 0x28 : 0x0C)
#define GPIO_ICR2	(cpu_is_mx1_mx2() ? 0x2C : 0x10)
#define GPIO_IMR	(cpu_is_mx1_mx2() ? 0x30 : 0x14)
#define GPIO_ISR	(cpu_is_mx1_mx2() ? 0x34 : 0x18)

#define GPIO_INT_LOW_LEV	(cpu_is_mx1_mx2() ? 0x3 : 0x0)
#define GPIO_INT_HIGH_LEV	(cpu_is_mx1_mx2() ? 0x2 : 0x1)
#define GPIO_INT_RISE_EDGE	(cpu_is_mx1_mx2() ? 0x0 : 0x2)
#define GPIO_INT_FALL_EDGE	(cpu_is_mx1_mx2() ? 0x1 : 0x3)
#define GPIO_INT_NONE		0x4

66 67 68 69
/* Note: This driver assumes 32 GPIOs are handled in one register */

static void _clear_gpio_irqstatus(struct mxc_gpio_port *port, u32 index)
{
70
	writel(1 << index, port->base + GPIO_ISR);
71 72 73 74 75 76 77
}

static void _set_gpio_irqenable(struct mxc_gpio_port *port, u32 index,
				int enable)
{
	u32 l;

78
	l = readl(port->base + GPIO_IMR);
79
	l = (l & (~(1 << index))) | (!!enable << index);
80
	writel(l, port->base + GPIO_IMR);
81 82
}

83
static void gpio_ack_irq(struct irq_data *d)
84
{
85
	struct mxc_gpio_port *port = irq_data_get_irq_chip_data(d);
86
	u32 gpio = irq_to_gpio(d->irq);
87
	_clear_gpio_irqstatus(port, gpio & 0x1f);
88 89
}

90
static void gpio_mask_irq(struct irq_data *d)
91
{
92
	struct mxc_gpio_port *port = irq_data_get_irq_chip_data(d);
93
	u32 gpio = irq_to_gpio(d->irq);
94
	_set_gpio_irqenable(port, gpio & 0x1f, 0);
95 96
}

97
static void gpio_unmask_irq(struct irq_data *d)
98
{
99
	struct mxc_gpio_port *port = irq_data_get_irq_chip_data(d);
100
	u32 gpio = irq_to_gpio(d->irq);
101
	_set_gpio_irqenable(port, gpio & 0x1f, 1);
102 103
}

104 105
static int mxc_gpio_get(struct gpio_chip *chip, unsigned offset);

106
static int gpio_set_irq_type(struct irq_data *d, u32 type)
107
{
108
	u32 gpio = irq_to_gpio(d->irq);
109
	struct mxc_gpio_port *port = irq_data_get_irq_chip_data(d);
110 111 112 113
	u32 bit, val;
	int edge;
	void __iomem *reg = port->base;

114
	port->both_edges &= ~(1 << (gpio & 31));
115
	switch (type) {
116
	case IRQ_TYPE_EDGE_RISING:
117 118
		edge = GPIO_INT_RISE_EDGE;
		break;
119
	case IRQ_TYPE_EDGE_FALLING:
120 121
		edge = GPIO_INT_FALL_EDGE;
		break;
122 123 124 125 126 127 128 129 130 131 132
	case IRQ_TYPE_EDGE_BOTH:
		val = mxc_gpio_get(&port->chip, gpio & 31);
		if (val) {
			edge = GPIO_INT_LOW_LEV;
			pr_debug("mxc: set GPIO %d to low trigger\n", gpio);
		} else {
			edge = GPIO_INT_HIGH_LEV;
			pr_debug("mxc: set GPIO %d to high trigger\n", gpio);
		}
		port->both_edges |= 1 << (gpio & 31);
		break;
133
	case IRQ_TYPE_LEVEL_LOW:
134 135
		edge = GPIO_INT_LOW_LEV;
		break;
136
	case IRQ_TYPE_LEVEL_HIGH:
137 138
		edge = GPIO_INT_HIGH_LEV;
		break;
139
	default:
140 141 142 143 144
		return -EINVAL;
	}

	reg += GPIO_ICR1 + ((gpio & 0x10) >> 2); /* lower or upper register */
	bit = gpio & 0xf;
145 146
	val = readl(reg) & ~(0x3 << (bit << 1));
	writel(val | (edge << (bit << 1)), reg);
147 148 149 150 151
	_clear_gpio_irqstatus(port, gpio & 0x1f);

	return 0;
}

152 153 154 155 156 157 158 159
static void mxc_flip_edge(struct mxc_gpio_port *port, u32 gpio)
{
	void __iomem *reg = port->base;
	u32 bit, val;
	int edge;

	reg += GPIO_ICR1 + ((gpio & 0x10) >> 2); /* lower or upper register */
	bit = gpio & 0xf;
160
	val = readl(reg);
161 162
	edge = (val >> (bit << 1)) & 3;
	val &= ~(0x3 << (bit << 1));
163
	if (edge == GPIO_INT_HIGH_LEV) {
164 165
		edge = GPIO_INT_LOW_LEV;
		pr_debug("mxc: switch GPIO %d to low trigger\n", gpio);
166
	} else if (edge == GPIO_INT_LOW_LEV) {
167 168
		edge = GPIO_INT_HIGH_LEV;
		pr_debug("mxc: switch GPIO %d to high trigger\n", gpio);
169
	} else {
170 171 172 173
		pr_err("mxc: invalid configuration for GPIO %d: %x\n",
		       gpio, edge);
		return;
	}
174
	writel(val | (edge << (bit << 1)), reg);
175 176
}

177
/* handle 32 interrupts in one status register */
178 179
static void mxc_gpio_irq_handler(struct mxc_gpio_port *port, u32 irq_stat)
{
180
	u32 gpio_irq_no_base = port->virtual_irq_start;
181

182 183
	while (irq_stat != 0) {
		int irqoffset = fls(irq_stat) - 1;
184

185 186
		if (port->both_edges & (1 << irqoffset))
			mxc_flip_edge(port, irqoffset);
187

188
		generic_handle_irq(gpio_irq_no_base + irqoffset);
189

190
		irq_stat &= ~(1 << irqoffset);
191 192 193
	}
}

P
Paulius Zaleckas 已提交
194
/* MX1 and MX3 has one interrupt *per* gpio port */
195 196 197
static void mx3_gpio_irq_handler(u32 irq, struct irq_desc *desc)
{
	u32 irq_stat;
T
Thomas Gleixner 已提交
198
	struct mxc_gpio_port *port = irq_get_handler_data(irq);
199

200
	irq_stat = readl(port->base + GPIO_ISR) & readl(port->base + GPIO_IMR);
201

202 203 204 205 206 207 208
	mxc_gpio_irq_handler(port, irq_stat);
}

/* MX2 has one interrupt *for all* gpio ports */
static void mx2_gpio_irq_handler(u32 irq, struct irq_desc *desc)
{
	u32 irq_msk, irq_stat;
209
	struct mxc_gpio_port *port;
210 211

	/* walk through all interrupt status registers */
212 213
	list_for_each_entry(port, &mxc_gpio_ports, node) {
		irq_msk = readl(port->base + GPIO_IMR);
214 215 216
		if (!irq_msk)
			continue;

217
		irq_stat = readl(port->base + GPIO_ISR) & irq_msk;
218
		if (irq_stat)
219
			mxc_gpio_irq_handler(port, irq_stat);
220 221 222
	}
}

223 224 225 226 227 228 229 230 231
/*
 * Set interrupt number "irq" in the GPIO as a wake-up source.
 * While system is running, all registered GPIO interrupts need to have
 * wake-up enabled. When system is suspended, only selected GPIO interrupts
 * need to have wake-up enabled.
 * @param  irq          interrupt source number
 * @param  enable       enable as wake-up if equal to non-zero
 * @return       This function returns 0 on success.
 */
232
static int gpio_set_wake_irq(struct irq_data *d, u32 enable)
233
{
234
	u32 gpio = irq_to_gpio(d->irq);
235
	u32 gpio_idx = gpio & 0x1F;
236
	struct mxc_gpio_port *port = irq_data_get_irq_chip_data(d);
237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252

	if (enable) {
		if (port->irq_high && (gpio_idx >= 16))
			enable_irq_wake(port->irq_high);
		else
			enable_irq_wake(port->irq);
	} else {
		if (port->irq_high && (gpio_idx >= 16))
			disable_irq_wake(port->irq_high);
		else
			disable_irq_wake(port->irq);
	}

	return 0;
}

253
static struct irq_chip gpio_irq_chip = {
254
	.name = "GPIO",
255 256 257 258 259
	.irq_ack = gpio_ack_irq,
	.irq_mask = gpio_mask_irq,
	.irq_unmask = gpio_unmask_irq,
	.irq_set_type = gpio_set_irq_type,
	.irq_set_wake = gpio_set_wake_irq,
260 261 262 263 264 265 266 267
};

static void _set_gpio_direction(struct gpio_chip *chip, unsigned offset,
				int dir)
{
	struct mxc_gpio_port *port =
		container_of(chip, struct mxc_gpio_port, chip);
	u32 l;
268
	unsigned long flags;
269

270
	spin_lock_irqsave(&port->lock, flags);
271
	l = readl(port->base + GPIO_GDIR);
272 273 274 275
	if (dir)
		l |= 1 << offset;
	else
		l &= ~(1 << offset);
276
	writel(l, port->base + GPIO_GDIR);
277
	spin_unlock_irqrestore(&port->lock, flags);
278 279 280 281 282 283 284 285
}

static void mxc_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
{
	struct mxc_gpio_port *port =
		container_of(chip, struct mxc_gpio_port, chip);
	void __iomem *reg = port->base + GPIO_DR;
	u32 l;
286
	unsigned long flags;
287

288
	spin_lock_irqsave(&port->lock, flags);
289 290
	l = (readl(reg) & (~(1 << offset))) | (!!value << offset);
	writel(l, reg);
291
	spin_unlock_irqrestore(&port->lock, flags);
292 293 294 295 296 297 298
}

static int mxc_gpio_get(struct gpio_chip *chip, unsigned offset)
{
	struct mxc_gpio_port *port =
		container_of(chip, struct mxc_gpio_port, chip);

299
	return (readl(port->base + GPIO_PSR) >> offset) & 1;
300 301 302 303 304 305 306 307 308 309 310 311
}

static int mxc_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	_set_gpio_direction(chip, offset, 0);
	return 0;
}

static int mxc_gpio_direction_output(struct gpio_chip *chip,
				     unsigned offset, int value)
{
	mxc_gpio_set(chip, offset, value);
312
	_set_gpio_direction(chip, offset, 1);
313 314 315
	return 0;
}

316 317 318 319 320 321
/*
 * This lock class tells lockdep that GPIO irqs are in a different
 * category than their parents, so it won't report false recursion.
 */
static struct lock_class_key gpio_lock_class;

322
static int __devinit mxc_gpio_probe(struct platform_device *pdev)
323
{
324 325 326 327 328 329 330
	struct mxc_gpio_port *port;
	struct resource *iores;
	int err, i;

	port = kzalloc(sizeof(struct mxc_gpio_port), GFP_KERNEL);
	if (!port)
		return -ENOMEM;
331

332
	port->virtual_irq_start = MXC_GPIO_IRQ_START + pdev->id * 32;
333

334 335 336 337 338
	iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!iores) {
		err = -ENODEV;
		goto out_kfree;
	}
339

340 341 342 343 344
	if (!request_mem_region(iores->start, resource_size(iores),
				pdev->name)) {
		err = -EBUSY;
		goto out_kfree;
	}
345

346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368
	port->base = ioremap(iores->start, resource_size(iores));
	if (!port->base) {
		err = -ENOMEM;
		goto out_release_mem;
	}

	port->irq_high = platform_get_irq(pdev, 1);
	port->irq = platform_get_irq(pdev, 0);
	if (port->irq < 0) {
		err = -EINVAL;
		goto out_iounmap;
	}

	/* disable the interrupt and clear the status */
	writel(0, port->base + GPIO_IMR);
	writel(~0, port->base + GPIO_ISR);

	for (i = port->virtual_irq_start;
		i < port->virtual_irq_start + 32; i++) {
		irq_set_lockdep_class(i, &gpio_lock_class);
		irq_set_chip_and_handler(i, &gpio_irq_chip, handle_level_irq);
		set_irq_flags(i, IRQF_VALID);
		irq_set_chip_data(i, port);
369 370 371 372
	}

	if (cpu_is_mx2()) {
		/* setup one handler for all GPIO interrupts */
373 374 375 376 377 378 379 380 381 382 383 384 385
		if (pdev->id == 0)
			irq_set_chained_handler(port->irq,
						mx2_gpio_irq_handler);
	} else {
		/* setup one handler for each entry */
		irq_set_chained_handler(port->irq, mx3_gpio_irq_handler);
		irq_set_handler_data(port->irq, port);
		if (port->irq_high > 0) {
			/* setup handler for GPIO 16 to 31 */
			irq_set_chained_handler(port->irq_high,
						mx3_gpio_irq_handler);
			irq_set_handler_data(port->irq_high, port);
		}
386 387
	}

388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403
	/* register gpio chip */
	port->chip.direction_input = mxc_gpio_direction_input;
	port->chip.direction_output = mxc_gpio_direction_output;
	port->chip.get = mxc_gpio_get;
	port->chip.set = mxc_gpio_set;
	port->chip.base = pdev->id * 32;
	port->chip.ngpio = 32;

	spin_lock_init(&port->lock);

	err = gpiochip_add(&port->chip);
	if (err)
		goto out_iounmap;

	list_add_tail(&port->node, &mxc_gpio_ports);

404
	return 0;
405 406 407 408 409 410 411 412 413

out_iounmap:
	iounmap(port->base);
out_release_mem:
	release_mem_region(iores->start, resource_size(iores));
out_kfree:
	kfree(port);
	dev_info(&pdev->dev, "%s failed with errno %d\n", __func__, err);
	return err;
414
}
415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434

static struct platform_driver mxc_gpio_driver = {
	.driver		= {
		.name	= "gpio-mxc",
		.owner	= THIS_MODULE,
	},
	.probe		= mxc_gpio_probe,
};

static int __init gpio_mxc_init(void)
{
	return platform_driver_register(&mxc_gpio_driver);
}
postcore_initcall(gpio_mxc_init);

MODULE_AUTHOR("Freescale Semiconductor, "
	      "Daniel Mack <danielncaiaq.de>, "
	      "Juergen Beisert <kernel@pengutronix.de>");
MODULE_DESCRIPTION("Freescale MXC GPIO");
MODULE_LICENSE("GPL");