armada-xp.dtsi 3.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Device Tree Include file for Marvell Armada XP family SoC
 *
 * Copyright (C) 2012 Marvell
 *
 * Lior Amsalem <alior@marvell.com>
 * Gregory CLEMENT <gregory.clement@free-electrons.com>
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 * Ben Dooks <ben.dooks@codethink.co.uk>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 *
15
 * Contains definitions specific to the Armada XP SoC that are not
16 17 18 19 20 21 22 23 24
 * common to all Armada SoCs.
 */

/include/ "armada-370-xp.dtsi"

/ {
	model = "Marvell Armada XP family SoC";
	compatible = "marvell,armadaxp", "marvell,armada-370-xp";

25 26 27 28 29 30 31
	soc {
		L2: l2-cache {
			compatible = "marvell,aurora-system-cache";
			reg = <0xd0008000 0x1000>;
			cache-id-part = <0x100>;
			wt-override;
		};
32

33 34 35 36
		mpic: interrupt-controller@d0020000 {
		      reg = <0xd0020a00 0x2d0>,
			    <0xd0021070 0x58>;
		};
37

38 39 40 41 42
		armada-370-xp-pmsu@d0022000 {
			compatible = "marvell,armada-370-xp-pmsu";
			reg = <0xd0022100 0x430>,
			      <0xd0020800 0x20>;
		};
43 44

		serial@d0012200 {
45
				compatible = "snps,dw-apb-uart";
46 47 48
				reg = <0xd0012200 0x100>;
				reg-shift = <2>;
				interrupts = <43>;
49
				reg-io-width = <1>;
50 51 52
				status = "disabled";
		};
		serial@d0012300 {
53
				compatible = "snps,dw-apb-uart";
54 55 56
				reg = <0xd0012300 0x100>;
				reg-shift = <2>;
				interrupts = <44>;
57
				reg-io-width = <1>;
58 59 60 61 62 63 64
				status = "disabled";
		};

		timer@d0020300 {
				marvell,timer-25Mhz;
		};

65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
		coreclk: mvebu-sar@d0018230 {
			compatible = "marvell,armada-xp-core-clock";
			reg = <0xd0018230 0x08>;
			#clock-cells = <1>;
		};

		cpuclk: clock-complex@d0018700 {
			#clock-cells = <1>;
			compatible = "marvell,armada-xp-cpu-clock";
			reg = <0xd0018700 0xA0>;
			clocks = <&coreclk 1>;
		};

		gateclk: clock-gating-control@d0018220 {
			compatible = "marvell,armada-xp-gating-clock";
			reg = <0xd0018220 0x4>;
			clocks = <&coreclk 0>;
			#clock-cells = <1>;
		};

85 86 87 88
		system-controller@d0018200 {
				compatible = "marvell,armada-370-xp-system-controller";
				reg = <0xd0018200 0x500>;
		};
89 90 91 92 93

		ethernet@d0030000 {
				compatible = "marvell,armada-370-neta";
				reg = <0xd0030000 0x2500>;
				interrupts = <12>;
94
				clocks = <&gateclk 2>;
95 96 97
				status = "disabled";
		};

98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136
		xor@d0060900 {
			compatible = "marvell,orion-xor";
			reg = <0xd0060900 0x100
			       0xd0060b00 0x100>;
			clocks = <&gateclk 22>;
			status = "okay";

			xor10 {
				interrupts = <51>;
				dmacap,memcpy;
				dmacap,xor;
			};
			xor11 {
				interrupts = <52>;
				dmacap,memcpy;
				dmacap,xor;
				dmacap,memset;
			};
		};

		xor@d00f0900 {
			compatible = "marvell,orion-xor";
			reg = <0xd00F0900 0x100
			       0xd00F0B00 0x100>;
			clocks = <&gateclk 28>;
			status = "okay";

			xor00 {
				interrupts = <94>;
				dmacap,memcpy;
				dmacap,xor;
			};
			xor01 {
				interrupts = <95>;
				dmacap,memcpy;
				dmacap,xor;
				dmacap,memset;
			};
		};
137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153

		usb@d0050000 {
			clocks = <&gateclk 18>;
		};

		usb@d0051000 {
			clocks = <&gateclk 19>;
		};

		usb@d0052000 {
			compatible = "marvell,orion-ehci";
			reg = <0xd0052000 0x500>;
			interrupts = <47>;
			clocks = <&gateclk 20>;
			status = "disabled";
		};

154 155 156 157 158 159
		thermal@d00182b0 {
			compatible = "marvell,armadaxp-thermal";
			reg = <0xd00182b0 0x4
			       0xd00184d0 0x4>;
			status = "okay";
		};
160 161
	};
};