armada-370-xp.dtsi 4.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
/*
 * Device Tree Include file for Marvell Armada 370 and Armada XP SoC
 *
 * Copyright (C) 2012 Marvell
 *
 * Lior Amsalem <alior@marvell.com>
 * Gregory CLEMENT <gregory.clement@free-electrons.com>
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 * Ben Dooks <ben.dooks@codethink.co.uk>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 *
 * This file contains the definitions that are common to the Armada
 * 370 and Armada XP SoC.
 */

/include/ "skeleton.dtsi"

/ {
	model = "Marvell Armada 370 and XP SoC";
23
	compatible = "marvell,armada-370-xp";
24 25 26 27 28 29 30 31 32 33 34 35 36 37

	cpus {
		cpu@0 {
			compatible = "marvell,sheeva-v7";
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&mpic>;
		ranges;

38 39 40 41 42 43 44 45 46 47 48 49 50
		mpic: interrupt-controller@d0020000 {
			compatible = "marvell,mpic";
			#interrupt-cells = <1>;
			#size-cells = <1>;
			interrupt-controller;
		};

		coherency-fabric@d0020200 {
			compatible = "marvell,coherency-fabric";
			reg = <0xd0020200 0xb0>,
			      <0xd0021810 0x1c>;
		};

51
		serial@d0012000 {
52
				compatible = "snps,dw-apb-uart";
53 54 55
				reg = <0xd0012000 0x100>;
				reg-shift = <2>;
				interrupts = <41>;
56
				reg-io-width = <1>;
57 58 59
				status = "disabled";
		};
		serial@d0012100 {
60
				compatible = "snps,dw-apb-uart";
61 62 63
				reg = <0xd0012100 0x100>;
				reg-shift = <2>;
				interrupts = <42>;
64
				reg-io-width = <1>;
65 66 67 68 69
				status = "disabled";
		};

		timer@d0020300 {
			       compatible = "marvell,armada-370-xp-timer";
70 71 72
			       reg = <0xd0020300 0x30>,
			       <0xd0021040 0x30>;
			       interrupts = <37>, <38>, <39>, <40>, <5>, <6>;
73
			       clocks = <&coreclk 2>;
74
		};
75

76 77 78 79 80 81 82 83 84
		sata@d00a0000 {
			compatible = "marvell,orion-sata";
			reg = <0xd00a0000 0x2400>;
			interrupts = <55>;
			clocks = <&gateclk 15>, <&gateclk 30>;
			clock-names = "0", "1";
			status = "disabled";
		};

85 86 87 88 89 90 91 92 93 94 95
		mdio {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "marvell,orion-mdio";
			reg = <0xd0072004 0x4>;
		};

		ethernet@d0070000 {
				compatible = "marvell,armada-370-neta";
				reg = <0xd0070000 0x2500>;
				interrupts = <8>;
96
				clocks = <&gateclk 4>;
97 98 99 100 101 102 103
				status = "disabled";
		};

		ethernet@d0074000 {
				compatible = "marvell,armada-370-neta";
				reg = <0xd0074000 0x2500>;
				interrupts = <10>;
104
				clocks = <&gateclk 3>;
105 106
				status = "disabled";
		};
107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128

		i2c0: i2c@d0011000 {
			compatible = "marvell,mv64xxx-i2c";
			reg = <0xd0011000 0x20>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <31>;
			timeout-ms = <1000>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		i2c1: i2c@d0011100 {
			compatible = "marvell,mv64xxx-i2c";
			reg = <0xd0011100 0x20>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <32>;
			timeout-ms = <1000>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};
129 130 131 132 133 134

		rtc@10300 {
			compatible = "marvell,orion-rtc";
			reg = <0xd0010300 0x20>;
			interrupts = <50>;
		};
135 136 137 138 139 140 141 142

		mvsdio@d00d4000 {
			compatible = "marvell,orion-sdio";
			reg = <0xd00d4000 0x200>;
			interrupts = <54>;
			clocks = <&gateclk 17>;
			status = "disabled";
		};
143 144 145 146 147 148 149 150 151 152 153 154 155 156 157

		usb@d0050000 {
			compatible = "marvell,orion-ehci";
			reg = <0xd0050000 0x500>;
			interrupts = <45>;
			status = "disabled";
		};

		usb@d0051000 {
			compatible = "marvell,orion-ehci";
			reg = <0xd0051000 0x500>;
			interrupts = <46>;
			status = "disabled";
		};

158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178
		spi0: spi@d0010600 {
			compatible = "marvell,orion-spi";
			reg = <0xd0010600 0x28>;
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
			interrupts = <30>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		spi1: spi@d0010680 {
			compatible = "marvell,orion-spi";
			reg = <0xd0010680 0x28>;
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
			interrupts = <92>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223

		devbus-bootcs@d0010400 {
			compatible = "marvell,mvebu-devbus";
			reg = <0xd0010400 0x8>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		devbus-cs0@d0010408 {
			compatible = "marvell,mvebu-devbus";
			reg = <0xd0010408 0x8>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		devbus-cs1@d0010410 {
			compatible = "marvell,mvebu-devbus";
			reg = <0xd0010410 0x8>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		devbus-cs2@d0010418 {
			compatible = "marvell,mvebu-devbus";
			reg = <0xd0010418 0x8>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};

		devbus-cs3@d0010420 {
			compatible = "marvell,mvebu-devbus";
			reg = <0xd0010420 0x8>;
			#address-cells = <1>;
			#size-cells = <1>;
			clocks = <&coreclk 0>;
			status = "disabled";
		};
224 225 226
	};
};