irq-vic-timer.c 2.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
/* arch/arm/plat-samsung/irq-vic-timer.c
 *	originally part of arch/arm/plat-s3c64xx/irq.c
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 *      Ben Dooks <ben@simtec.co.uk>
 *      http://armlinux.simtec.co.uk/
 *
 * S3C64XX - Interrupt handling
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/kernel.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/io.h>

#include <mach/map.h>
#include <plat/irq-vic-timer.h>
#include <plat/regs-timer.h>

static void s3c_irq_demux_vic_timer(unsigned int irq, struct irq_desc *desc)
{
27
	generic_handle_irq((int)desc->irq_data.handler_data);
28 29 30 31
}

/* We assume the IRQ_TIMER0..IRQ_TIMER4 range is continuous. */

32
static void s3c_irq_timer_mask(struct irq_data *data)
33 34
{
	u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
35
	u32 mask = (u32)data->chip_data;
36 37

	reg &= 0x1f;  /* mask out pending interrupts */
38
	reg &= ~mask;
39 40 41
	__raw_writel(reg, S3C64XX_TINT_CSTAT);
}

42
static void s3c_irq_timer_unmask(struct irq_data *data)
43 44
{
	u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
45
	u32 mask = (u32)data->chip_data;
46 47

	reg &= 0x1f;  /* mask out pending interrupts */
48
	reg |= mask;
49 50 51
	__raw_writel(reg, S3C64XX_TINT_CSTAT);
}

52
static void s3c_irq_timer_ack(struct irq_data *data)
53 54
{
	u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
55
	u32 mask = (u32)data->chip_data;
56 57

	reg &= 0x1f;
58
	reg |= mask << 5;
59 60 61 62 63
	__raw_writel(reg, S3C64XX_TINT_CSTAT);
}

static struct irq_chip s3c_irq_timer = {
	.name		= "s3c-timer",
64 65 66
	.irq_mask	= s3c_irq_timer_mask,
	.irq_unmask	= s3c_irq_timer_unmask,
	.irq_ack	= s3c_irq_timer_ack,
67 68 69 70 71 72 73 74 75 76 77 78 79 80
};

/**
 * s3c_init_vic_timer_irq() - initialise timer irq chanined off VIC.\
 * @parent_irq: The parent IRQ on the VIC for the timer.
 * @timer_irq: The IRQ to be used for the timer.
 *
 * Register the necessary IRQ chaining and support for the timer IRQs
 * chained of the VIC.
 */
void __init s3c_init_vic_timer_irq(unsigned int parent_irq,
				   unsigned int timer_irq)
{

81 82
	irq_set_chained_handler(parent_irq, s3c_irq_demux_vic_timer);
	irq_set_handler_data(parent_irq, (void *)timer_irq);
83

84 85
	irq_set_chip_and_handler(timer_irq, &s3c_irq_timer, handle_level_irq);
	irq_set_chip_data(timer_irq, (void *)(1 << (timer_irq - IRQ_TIMER0)));
86 87
	set_irq_flags(timer_irq, IRQF_VALID);
}