mach-smdkv310.c 7.0 KB
Newer Older
1
/* linux/arch/arm/mach-exynos4/mach-smdkv310.c
2
 *
3 4
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
5 6 7 8 9 10 11
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/serial_core.h>
12 13 14
#include <linux/gpio.h>
#include <linux/mmc/host.h>
#include <linux/platform_device.h>
15 16
#include <linux/smsc911x.h>
#include <linux/io.h>
17
#include <linux/i2c.h>
18
#include <linux/input.h>
19
#include <linux/pwm_backlight.h>
20 21 22 23 24

#include <asm/mach/arch.h>
#include <asm/mach-types.h>

#include <plat/regs-serial.h>
25
#include <plat/regs-srom.h>
26
#include <plat/exynos4.h>
27
#include <plat/cpu.h>
C
Changhwan Youn 已提交
28
#include <plat/devs.h>
29
#include <plat/keypad.h>
30
#include <plat/sdhci.h>
31
#include <plat/iic.h>
32
#include <plat/pd.h>
33 34
#include <plat/gpio-cfg.h>
#include <plat/backlight.h>
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

#include <mach/map.h>

/* Following are default values for UCON, ULCON and UFCON UART registers */
#define SMDKV310_UCON_DEFAULT	(S3C2410_UCON_TXILEVEL |	\
				 S3C2410_UCON_RXILEVEL |	\
				 S3C2410_UCON_TXIRQMODE |	\
				 S3C2410_UCON_RXIRQMODE |	\
				 S3C2410_UCON_RXFIFO_TOI |	\
				 S3C2443_UCON_RXERR_IRQEN)

#define SMDKV310_ULCON_DEFAULT	S3C2410_LCON_CS8

#define SMDKV310_UFCON_DEFAULT	(S3C2410_UFCON_FIFOMODE |	\
				 S5PV210_UFCON_TXTRIG4 |	\
				 S5PV210_UFCON_RXTRIG4)

static struct s3c2410_uartcfg smdkv310_uartcfgs[] __initdata = {
	[0] = {
		.hwport		= 0,
		.flags		= 0,
		.ucon		= SMDKV310_UCON_DEFAULT,
		.ulcon		= SMDKV310_ULCON_DEFAULT,
		.ufcon		= SMDKV310_UFCON_DEFAULT,
	},
	[1] = {
		.hwport		= 1,
		.flags		= 0,
		.ucon		= SMDKV310_UCON_DEFAULT,
		.ulcon		= SMDKV310_ULCON_DEFAULT,
		.ufcon		= SMDKV310_UFCON_DEFAULT,
	},
	[2] = {
		.hwport		= 2,
		.flags		= 0,
		.ucon		= SMDKV310_UCON_DEFAULT,
		.ulcon		= SMDKV310_ULCON_DEFAULT,
		.ufcon		= SMDKV310_UFCON_DEFAULT,
	},
	[3] = {
		.hwport		= 3,
		.flags		= 0,
		.ucon		= SMDKV310_UCON_DEFAULT,
		.ulcon		= SMDKV310_ULCON_DEFAULT,
		.ufcon		= SMDKV310_UFCON_DEFAULT,
	},
};

83
static struct s3c_sdhci_platdata smdkv310_hsmmc0_pdata __initdata = {
84
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
85
	.clk_type		= S3C_SDHCI_CLK_DIV_EXTERNAL,
86
#ifdef CONFIG_EXYNOS4_SDHCI_CH0_8BIT
87 88 89 90 91 92 93
	.max_width		= 8,
	.host_caps		= MMC_CAP_8_BIT_DATA,
#endif
};

static struct s3c_sdhci_platdata smdkv310_hsmmc1_pdata __initdata = {
	.cd_type		= S3C_SDHCI_CD_GPIO,
94
	.ext_cd_gpio		= EXYNOS4_GPK0(2),
95
	.ext_cd_gpio_invert	= 1,
96
	.clk_type		= S3C_SDHCI_CLK_DIV_EXTERNAL,
97 98 99
};

static struct s3c_sdhci_platdata smdkv310_hsmmc2_pdata __initdata = {
100
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
101
	.clk_type		= S3C_SDHCI_CLK_DIV_EXTERNAL,
102
#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
103 104 105 106 107 108 109
	.max_width		= 8,
	.host_caps		= MMC_CAP_8_BIT_DATA,
#endif
};

static struct s3c_sdhci_platdata smdkv310_hsmmc3_pdata __initdata = {
	.cd_type		= S3C_SDHCI_CD_GPIO,
110
	.ext_cd_gpio		= EXYNOS4_GPK2(2),
111
	.ext_cd_gpio_invert	= 1,
112
	.clk_type		= S3C_SDHCI_CLK_DIV_EXTERNAL,
113 114
};

115 116
static struct resource smdkv310_smsc911x_resources[] = {
	[0] = {
117 118
		.start	= EXYNOS4_PA_SROM_BANK(1),
		.end	= EXYNOS4_PA_SROM_BANK(1) + SZ_64K - 1,
119 120 121 122 123 124 125 126 127 128
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
		.start	= IRQ_EINT(5),
		.end	= IRQ_EINT(5),
		.flags	= IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
	},
};

static struct smsc911x_platform_config smsc9215_config = {
129
	.irq_polarity	= SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145
	.irq_type	= SMSC911X_IRQ_TYPE_PUSH_PULL,
	.flags		= SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
	.phy_interface	= PHY_INTERFACE_MODE_MII,
	.mac		= {0x00, 0x80, 0x00, 0x23, 0x45, 0x67},
};

static struct platform_device smdkv310_smsc911x = {
	.name		= "smsc911x",
	.id		= -1,
	.num_resources	= ARRAY_SIZE(smdkv310_smsc911x_resources),
	.resource	= smdkv310_smsc911x_resources,
	.dev		= {
		.platform_data	= &smsc9215_config,
	},
};

146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
static uint32_t smdkv310_keymap[] __initdata = {
	/* KEY(row, col, keycode) */
	KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
	KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
	KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
	KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
};

static struct matrix_keymap_data smdkv310_keymap_data __initdata = {
	.keymap		= smdkv310_keymap,
	.keymap_size	= ARRAY_SIZE(smdkv310_keymap),
};

static struct samsung_keypad_platdata smdkv310_keypad_data __initdata = {
	.keymap_data	= &smdkv310_keymap_data,
	.rows		= 2,
	.cols		= 8,
};

165 166 167 168
static struct i2c_board_info i2c_devs1[] __initdata = {
	{I2C_BOARD_INFO("wm8994", 0x1a),},
};

C
Changhwan Youn 已提交
169
static struct platform_device *smdkv310_devices[] __initdata = {
170 171 172 173
	&s3c_device_hsmmc0,
	&s3c_device_hsmmc1,
	&s3c_device_hsmmc2,
	&s3c_device_hsmmc3,
174
	&s3c_device_i2c1,
C
Changhwan Youn 已提交
175
	&s3c_device_rtc,
176
	&s3c_device_wdt,
177 178
	&exynos4_device_ac97,
	&exynos4_device_i2s0,
179
	&samsung_device_keypad,
180 181 182 183 184 185 186
	&exynos4_device_pd[PD_MFC],
	&exynos4_device_pd[PD_G3D],
	&exynos4_device_pd[PD_LCD0],
	&exynos4_device_pd[PD_LCD1],
	&exynos4_device_pd[PD_CAM],
	&exynos4_device_pd[PD_TV],
	&exynos4_device_pd[PD_GPS],
187
	&exynos4_device_spdif,
188
	&exynos4_device_sysmmu,
189
	&samsung_asoc_dma,
190
	&samsung_asoc_idma,
191
	&smdkv310_smsc911x,
192
	&exynos4_device_ahci,
C
Changhwan Youn 已提交
193 194
};

195 196 197 198 199
static void __init smdkv310_smsc911x_init(void)
{
	u32 cs1;

	/* configure nCS1 width to 16 bits */
200 201 202 203 204 205 206
	cs1 = __raw_readl(S5P_SROM_BW) &
		~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);
	cs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |
		(1 << S5P_SROM_BW__WAITENABLE__SHIFT) |
		(1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<
		S5P_SROM_BW__NCS1__SHIFT;
	__raw_writel(cs1, S5P_SROM_BW);
207 208

	/* set timing for nCS1 suitable for ethernet chip */
209 210 211 212 213 214 215
	__raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |
		     (0x9 << S5P_SROM_BCX__TACP__SHIFT) |
		     (0xc << S5P_SROM_BCX__TCAH__SHIFT) |
		     (0x1 << S5P_SROM_BCX__TCOH__SHIFT) |
		     (0x6 << S5P_SROM_BCX__TACC__SHIFT) |
		     (0x1 << S5P_SROM_BCX__TCOS__SHIFT) |
		     (0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);
216 217
}

218 219 220 221 222 223 224 225 226 227 228
/* LCD Backlight data */
static struct samsung_bl_gpio_info smdkv310_bl_gpio_info = {
	.no = EXYNOS4_GPD0(1),
	.func = S3C_GPIO_SFN(2),
};

static struct platform_pwm_backlight_data smdkv310_bl_data = {
	.pwm_id = 1,
	.pwm_period_ns  = 1000,
};

229 230 231 232 233 234 235 236 237
static void __init smdkv310_map_io(void)
{
	s5p_init_io(NULL, 0, S5P_VA_CHIPID);
	s3c24xx_init_clocks(24000000);
	s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));
}

static void __init smdkv310_machine_init(void)
{
238 239 240
	s3c_i2c1_set_platdata(NULL);
	i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));

241 242
	smdkv310_smsc911x_init();

243 244 245 246 247
	s3c_sdhci0_set_platdata(&smdkv310_hsmmc0_pdata);
	s3c_sdhci1_set_platdata(&smdkv310_hsmmc1_pdata);
	s3c_sdhci2_set_platdata(&smdkv310_hsmmc2_pdata);
	s3c_sdhci3_set_platdata(&smdkv310_hsmmc3_pdata);

248 249
	samsung_keypad_set_platdata(&smdkv310_keypad_data);

250 251
	samsung_bl_set(&smdkv310_bl_gpio_info, &smdkv310_bl_data);

C
Changhwan Youn 已提交
252
	platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));
253 254 255 256 257
}

MACHINE_START(SMDKV310, "SMDKV310")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
	/* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
258
	.atag_offset	= 0x100,
259
	.init_irq	= exynos4_init_irq,
260 261
	.map_io		= smdkv310_map_io,
	.init_machine	= smdkv310_machine_init,
262
	.timer		= &exynos4_timer,
263
MACHINE_END