lapic.h 5.0 KB
Newer Older
1 2 3
#ifndef __KVM_X86_LAPIC_H
#define __KVM_X86_LAPIC_H

4
#include <kvm/iodev.h>
5 6 7

#include <linux/kvm_host.h>

8 9 10
#define KVM_APIC_INIT		0
#define KVM_APIC_SIPI		1

11 12 13
struct kvm_timer {
	struct hrtimer timer;
	s64 period; 				/* unit: ns */
14
	u32 timer_mode;
15 16
	u32 timer_mode_mask;
	u64 tscdeadline;
17
	u64 expired_tscdeadline;
18 19 20
	atomic_t pending;			/* accumulated triggered timers */
};

21 22 23
struct kvm_lapic {
	unsigned long base_address;
	struct kvm_io_device dev;
24 25
	struct kvm_timer lapic_timer;
	u32 divide_count;
26
	struct kvm_vcpu *vcpu;
27
	bool sw_enabled;
28
	bool irr_pending;
M
Michael S. Tsirkin 已提交
29 30 31 32
	/* Number of bits set in ISR. */
	s16 isr_count;
	/* The highest vector set in ISR; if -1 - invalid, must scan ISR. */
	int highest_isr_cache;
33 34 35 36 37
	/**
	 * APIC register page.  The layout matches the register layout seen by
	 * the guest 1:1, because it is accessed by the vmx microcode.
	 * Note: Only one register, the TPR, is used by the microcode.
	 */
38
	void *regs;
A
Avi Kivity 已提交
39
	gpa_t vapic_addr;
40
	struct gfn_to_hva_cache vapic_cache;
41 42
	unsigned long pending_events;
	unsigned int sipi_vector;
43 44 45 46 47 48 49
};
int kvm_create_lapic(struct kvm_vcpu *vcpu);
void kvm_free_lapic(struct kvm_vcpu *vcpu);

int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu);
int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu);
int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu);
50
void kvm_apic_accept_events(struct kvm_vcpu *vcpu);
51
void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event);
52 53
u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu);
void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8);
54
void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu);
55
void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value);
56
u64 kvm_lapic_get_base(struct kvm_vcpu *vcpu);
57
void kvm_apic_set_version(struct kvm_vcpu *vcpu);
58

59
void kvm_apic_update_tmr(struct kvm_vcpu *vcpu, u32 *tmr);
60
void __kvm_apic_update_irr(u32 *pir, void *regs);
61
void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir);
62 63
int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
		unsigned long *dest_map);
A
Avi Kivity 已提交
64
int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type);
65

66
bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
67
		struct kvm_lapic_irq *irq, int *r, unsigned long *dest_map);
68

69
u64 kvm_get_apic_base(struct kvm_vcpu *vcpu);
70
int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
71 72
void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu,
		struct kvm_lapic_state *s);
73 74
int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu);

75 76 77
u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu);
void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data);

78
void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset);
79
void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector);
80

81
int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr);
A
Avi Kivity 已提交
82 83 84
void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu);
void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu);

G
Gleb Natapov 已提交
85 86
int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
G
Gleb Natapov 已提交
87 88 89 90 91 92 93 94

int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);

static inline bool kvm_hv_vapic_assist_page_enabled(struct kvm_vcpu *vcpu)
{
	return vcpu->arch.hv_vapic & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE;
}
95 96

int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data);
97
void kvm_lapic_init(void);
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123

static inline u32 kvm_apic_get_reg(struct kvm_lapic *apic, int reg_off)
{
	        return *((u32 *) (apic->regs + reg_off));
}

extern struct static_key kvm_no_apic_vcpu;

static inline bool kvm_vcpu_has_lapic(struct kvm_vcpu *vcpu)
{
	if (static_key_false(&kvm_no_apic_vcpu))
		return vcpu->arch.apic;
	return true;
}

extern struct static_key_deferred apic_hw_disabled;

static inline int kvm_apic_hw_enabled(struct kvm_lapic *apic)
{
	if (static_key_false(&apic_hw_disabled.key))
		return apic->vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE;
	return MSR_IA32_APICBASE_ENABLE;
}

extern struct static_key_deferred apic_sw_disabled;

124
static inline bool kvm_apic_sw_enabled(struct kvm_lapic *apic)
125 126
{
	if (static_key_false(&apic_sw_disabled.key))
127 128
		return apic->sw_enabled;
	return true;
129 130 131 132 133 134 135 136 137 138 139 140
}

static inline bool kvm_apic_present(struct kvm_vcpu *vcpu)
{
	return kvm_vcpu_has_lapic(vcpu) && kvm_apic_hw_enabled(vcpu->arch.apic);
}

static inline int kvm_lapic_enabled(struct kvm_vcpu *vcpu)
{
	return kvm_apic_present(vcpu) && kvm_apic_sw_enabled(vcpu->arch.apic);
}

141 142 143 144 145
static inline int apic_x2apic_mode(struct kvm_lapic *apic)
{
	return apic->vcpu->arch.apic_base & X2APIC_ENABLE;
}

146 147 148 149 150
static inline bool kvm_apic_vid_enabled(struct kvm *kvm)
{
	return kvm_x86_ops->vm_has_apicv(kvm);
}

151 152
static inline bool kvm_apic_has_events(struct kvm_vcpu *vcpu)
{
153
	return kvm_vcpu_has_lapic(vcpu) && vcpu->arch.apic->pending_events;
154 155
}

156 157 158 159 160 161
static inline bool kvm_lowest_prio_delivery(struct kvm_lapic_irq *irq)
{
	return (irq->delivery_mode == APIC_DM_LOWEST ||
			irq->msi_redir_hint);
}

162 163
bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector);

164 165
void wait_lapic_expire(struct kvm_vcpu *vcpu);

166
#endif