exynos5.dtsi 6.2 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0
2 3 4 5 6 7 8 9 10 11 12
/*
 * Samsung's Exynos5 SoC series common device tree source
 *
 * Copyright (c) 2012-2013 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Samsung's Exynos5 SoC series device nodes are listed in this file. Particular
 * SoCs from Exynos5 series can include this file and provide values for SoCs
 * specfic bindings.
 */

13
#include <dt-bindings/interrupt-controller/arm-gic.h>
14
#include <dt-bindings/interrupt-controller/irq.h>
15 16 17

/ {
	interrupt-parent = <&gic>;
18 19
	#address-cells = <1>;
	#size-cells = <1>;
20

21
	aliases {
22 23 24 25
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
26 27 28 29 30 31
		serial0 = &serial_0;
		serial1 = &serial_1;
		serial2 = &serial_2;
		serial3 = &serial_3;
	};

32 33
	soc: soc {
		compatible = "simple-bus";
34
		#address-cells = <1>;
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
		#size-cells = <1>;
		ranges;

		chipid@10000000 {
			compatible = "samsung,exynos4210-chipid";
			reg = <0x10000000 0x100>;
		};

		sromc: memory-controller@12250000 {
			compatible = "samsung,exynos4210-srom";
			reg = <0x12250000 0x14>;
		};

		combiner: interrupt-controller@10440000 {
			compatible = "samsung,exynos4210-combiner";
			#interrupt-cells = <2>;
			interrupt-controller;
			samsung,combiner-nr = <32>;
			reg = <0x10440000 0x1000>;
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
86 87 88
		};

		gic: interrupt-controller@10481000 {
89
			compatible = "arm,gic-400", "arm,cortex-a15-gic", "arm,cortex-a9-gic";
90 91 92
			#interrupt-cells = <3>;
			interrupt-controller;
			reg =	<0x10481000 0x1000>,
93
				<0x10482000 0x2000>,
94 95
				<0x10484000 0x2000>,
				<0x10486000 0x2000>;
96 97
			interrupts = <GIC_PPI 9
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
98 99 100 101 102 103 104
		};

		sysreg_system_controller: syscon@10050000 {
			compatible = "samsung,exynos5-sysreg", "syscon";
			reg = <0x10050000 0x5000>;
		};

105
		serial_0: serial@12c00000 {
106 107
			compatible = "samsung,exynos4210-uart";
			reg = <0x12C00000 0x100>;
108
			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
109 110
		};

111
		serial_1: serial@12c10000 {
112 113
			compatible = "samsung,exynos4210-uart";
			reg = <0x12C10000 0x100>;
114
			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
115 116
		};

117
		serial_2: serial@12c20000 {
118 119
			compatible = "samsung,exynos4210-uart";
			reg = <0x12C20000 0x100>;
120
			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
121 122
		};

123
		serial_3: serial@12c30000 {
124 125
			compatible = "samsung,exynos4210-uart";
			reg = <0x12C30000 0x100>;
126
			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
127 128
		};

129
		i2c_0: i2c@12c60000 {
130 131
			compatible = "samsung,s3c2440-i2c";
			reg = <0x12C60000 0x100>;
132
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
133 134 135 136 137 138
			#address-cells = <1>;
			#size-cells = <0>;
			samsung,sysreg-phandle = <&sysreg_system_controller>;
			status = "disabled";
		};

139
		i2c_1: i2c@12c70000 {
140 141
			compatible = "samsung,s3c2440-i2c";
			reg = <0x12C70000 0x100>;
142
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
143 144 145 146 147 148
			#address-cells = <1>;
			#size-cells = <0>;
			samsung,sysreg-phandle = <&sysreg_system_controller>;
			status = "disabled";
		};

149
		i2c_2: i2c@12c80000 {
150 151
			compatible = "samsung,s3c2440-i2c";
			reg = <0x12C80000 0x100>;
152
			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
153 154 155 156 157 158
			#address-cells = <1>;
			#size-cells = <0>;
			samsung,sysreg-phandle = <&sysreg_system_controller>;
			status = "disabled";
		};

159
		i2c_3: i2c@12c90000 {
160 161
			compatible = "samsung,s3c2440-i2c";
			reg = <0x12C90000 0x100>;
162
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
163 164 165 166 167 168
			#address-cells = <1>;
			#size-cells = <0>;
			samsung,sysreg-phandle = <&sysreg_system_controller>;
			status = "disabled";
		};

169
		pwm: pwm@12dd0000 {
170 171 172 173 174 175
			compatible = "samsung,exynos4210-pwm";
			reg = <0x12DD0000 0x100>;
			samsung,pwm-outputs = <0>, <1>, <2>, <3>;
			#pwm-cells = <3>;
		};

176
		rtc: rtc@101e0000 {
177 178
			compatible = "samsung,s3c6410-rtc";
			reg = <0x101E0000 0x100>;
179 180
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
181 182 183 184 185 186 187 188 189 190 191 192 193
			status = "disabled";
		};

		fimd: fimd@14400000 {
			compatible = "samsung,exynos5250-fimd";
			interrupt-parent = <&combiner>;
			reg = <0x14400000 0x40000>;
			interrupt-names = "fifo", "vsync", "lcd_sys";
			interrupts = <18 4>, <18 5>, <18 6>;
			samsung,sysreg = <&sysreg_system_controller>;
			status = "disabled";
		};

194
		dp: dp-controller@145b0000 {
195 196 197 198 199 200 201 202
			compatible = "samsung,exynos5-dp";
			reg = <0x145B0000 0x1000>;
			interrupts = <10 3>;
			interrupt-parent = <&combiner>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
203 204 205 206 207 208

		sss: sss@10830000 {
			compatible = "samsung,exynos4210-secss";
			reg = <0x10830000 0x300>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		};
209

210 211 212 213 214
		prng: rng@10830400 {
		      compatible = "samsung,exynos5250-prng";
		      reg = <0x10830400 0x200>;
		};

215 216 217 218 219
		trng: rng@10830600 {
		      compatible = "samsung,exynos5250-trng";
		      reg = <0x10830600 0x100>;
		};

220 221 222 223 224 225
		g2d: g2d@10850000 {
			compatible = "samsung,exynos5250-g2d";
			reg = <0x10850000 0x1000>;
			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};
226
	};
227
};