tegra20-seaboard.dts 18.6 KB
Newer Older
G
Grant Likely 已提交
1 2 3 4 5 6 7 8 9
/dts-v1/;

/include/ "tegra20.dtsi"

/ {
	model = "NVIDIA Seaboard";
	compatible = "nvidia,seaboard", "nvidia,tegra20";

	memory {
10
		reg = <0x00000000 0x40000000>;
G
Grant Likely 已提交
11 12
	};

13 14 15 16 17 18 19 20 21 22 23 24
	host1x {
		hdmi {
			status = "okay";

			vdd-supply = <&hdmi_vdd_reg>;
			pll-supply = <&hdmi_pll_reg>;

			nvidia,ddc-i2c-bus = <&hdmi_ddc>;
			nvidia,hpd-gpio = <&gpio 111 0>; /* PN7 */
		};
	};

25
	pinmux {
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
		pinctrl-names = "default";
		pinctrl-0 = <&state_default>;

		state_default: pinmux {
			ata {
				nvidia,pins = "ata";
				nvidia,function = "ide";
			};
			atb {
				nvidia,pins = "atb", "gma", "gme";
				nvidia,function = "sdio4";
			};
			atc {
				nvidia,pins = "atc";
				nvidia,function = "nand";
			};
			atd {
				nvidia,pins = "atd", "ate", "gmb", "spia",
					"spib", "spic";
				nvidia,function = "gmi";
			};
			cdev1 {
				nvidia,pins = "cdev1";
				nvidia,function = "plla_out";
			};
			cdev2 {
				nvidia,pins = "cdev2";
				nvidia,function = "pllp_out4";
			};
			crtp {
				nvidia,pins = "crtp", "lm1";
				nvidia,function = "crt";
			};
			csus {
				nvidia,pins = "csus";
				nvidia,function = "vi_sensor_clk";
			};
			dap1 {
				nvidia,pins = "dap1";
				nvidia,function = "dap1";
			};
			dap2 {
				nvidia,pins = "dap2";
				nvidia,function = "dap2";
			};
			dap3 {
				nvidia,pins = "dap3";
				nvidia,function = "dap3";
			};
			dap4 {
				nvidia,pins = "dap4";
				nvidia,function = "dap4";
			};
			dta {
				nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
				nvidia,function = "vi";
			};
			dtf {
				nvidia,pins = "dtf";
				nvidia,function = "i2c3";
			};
			gmc {
				nvidia,pins = "gmc";
				nvidia,function = "uartd";
			};
			gmd {
				nvidia,pins = "gmd";
				nvidia,function = "sflash";
			};
			gpu {
				nvidia,pins = "gpu";
				nvidia,function = "pwm";
			};
			gpu7 {
				nvidia,pins = "gpu7";
				nvidia,function = "rtck";
			};
			gpv {
				nvidia,pins = "gpv", "slxa", "slxk";
				nvidia,function = "pcie";
			};
			hdint {
				nvidia,pins = "hdint", "lpw0", "lpw2", "lsc1",
109
					"lsck", "lsda";
110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138
				nvidia,function = "hdmi";
			};
			i2cp {
				nvidia,pins = "i2cp";
				nvidia,function = "i2cp";
			};
			irrx {
				nvidia,pins = "irrx", "irtx";
				nvidia,function = "uartb";
			};
			kbca {
				nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
					"kbce", "kbcf";
				nvidia,function = "kbc";
			};
			lcsn {
				nvidia,pins = "lcsn", "ldc", "lm0", "lpw1",
					"lsdi", "lvp0";
				nvidia,function = "rsvd4";
			};
			ld0 {
				nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
					"ld5", "ld6", "ld7", "ld8", "ld9",
					"ld10", "ld11", "ld12", "ld13", "ld14",
					"ld15", "ld16", "ld17", "ldi", "lhp0",
					"lhp1", "lhp2", "lhs", "lpp", "lsc0",
					"lspi", "lvp1", "lvs";
				nvidia,function = "displaya";
			};
139 140 141 142
			owc {
				nvidia,pins = "owc", "spdi", "spdo", "uac";
				nvidia,function = "rsvd2";
			};
143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185
			pmc {
				nvidia,pins = "pmc";
				nvidia,function = "pwr_on";
			};
			rm {
				nvidia,pins = "rm";
				nvidia,function = "i2c1";
			};
			sdb {
				nvidia,pins = "sdb", "sdc", "sdd";
				nvidia,function = "sdio3";
			};
			sdio1 {
				nvidia,pins = "sdio1";
				nvidia,function = "sdio1";
			};
			slxc {
				nvidia,pins = "slxc", "slxd";
				nvidia,function = "spdif";
			};
			spid {
				nvidia,pins = "spid", "spie", "spif";
				nvidia,function = "spi1";
			};
			spig {
				nvidia,pins = "spig", "spih";
				nvidia,function = "spi2_alt";
			};
			uaa {
				nvidia,pins = "uaa", "uab", "uda";
				nvidia,function = "ulpi";
			};
			uad {
				nvidia,pins = "uad";
				nvidia,function = "irda";
			};
			uca {
				nvidia,pins = "uca", "ucb";
				nvidia,function = "uartc";
			};
			conf_ata {
				nvidia,pins = "ata", "atb", "atc", "atd",
					"cdev1", "cdev2", "dap1", "dap2",
186
					"dap4", "ddc", "dtf", "gma", "gmc", "gmd",
187 188 189 190 191 192 193 194
					"gme", "gpu", "gpu7", "i2cp", "irrx",
					"irtx", "pta", "rm", "sdc", "sdd",
					"slxd", "slxk", "spdi", "spdo", "uac",
					"uad", "uca", "ucb", "uda";
				nvidia,pull = <0>;
				nvidia,tristate = <0>;
			};
			conf_ate {
195
				nvidia,pins = "ate", "csus", "dap3",
196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264
					"gpv", "owc", "slxc", "spib", "spid",
					"spie";
				nvidia,pull = <0>;
				nvidia,tristate = <1>;
			};
			conf_ck32 {
				nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
					"pmcc", "pmcd", "pmce", "xm2c", "xm2d";
				nvidia,pull = <0>;
			};
			conf_crtp {
				nvidia,pins = "crtp", "gmb", "slxa", "spia",
					"spig", "spih";
				nvidia,pull = <2>;
				nvidia,tristate = <1>;
			};
			conf_dta {
				nvidia,pins = "dta", "dtb", "dtc", "dtd";
				nvidia,pull = <1>;
				nvidia,tristate = <0>;
			};
			conf_dte {
				nvidia,pins = "dte", "spif";
				nvidia,pull = <1>;
				nvidia,tristate = <1>;
			};
			conf_hdint {
				nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
					"lpw1", "lsc1", "lsck", "lsda", "lsdi",
					"lvp0";
				nvidia,tristate = <1>;
			};
			conf_kbca {
				nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
					"kbce", "kbcf", "sdio1", "spic", "uaa",
					"uab";
				nvidia,pull = <2>;
				nvidia,tristate = <0>;
			};
			conf_lc {
				nvidia,pins = "lc", "ls";
				nvidia,pull = <2>;
			};
			conf_ld0 {
				nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
					"ld5", "ld6", "ld7", "ld8", "ld9",
					"ld10", "ld11", "ld12", "ld13", "ld14",
					"ld15", "ld16", "ld17", "ldi", "lhp0",
					"lhp1", "lhp2", "lhs", "lm0", "lpp",
					"lpw0", "lpw2", "lsc0", "lspi", "lvp1",
					"lvs", "pmc", "sdb";
				nvidia,tristate = <0>;
			};
			conf_ld17_0 {
				nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
					"ld23_22";
				nvidia,pull = <1>;
			};
			drive_sdio1 {
				nvidia,pins = "drive_sdio1";
				nvidia,high-speed-mode = <0>;
				nvidia,schmitt = <0>;
				nvidia,low-power-mode = <3>;
				nvidia,pull-down-strength = <31>;
				nvidia,pull-up-strength = <31>;
				nvidia,slew-rate-rising = <3>;
				nvidia,slew-rate-falling = <3>;
			};
		};
265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297

		state_i2cmux_ddc: pinmux_i2cmux_ddc {
			ddc {
				nvidia,pins = "ddc";
				nvidia,function = "i2c2";
			};
			pta {
				nvidia,pins = "pta";
				nvidia,function = "rsvd4";
			};
		};

		state_i2cmux_pta: pinmux_i2cmux_pta {
			ddc {
				nvidia,pins = "ddc";
				nvidia,function = "rsvd4";
			};
			pta {
				nvidia,pins = "pta";
				nvidia,function = "i2c2";
			};
		};

		state_i2cmux_idle: pinmux_i2cmux_idle {
			ddc {
				nvidia,pins = "ddc";
				nvidia,function = "rsvd4";
			};
			pta {
				nvidia,pins = "pta";
				nvidia,function = "rsvd4";
			};
		};
298 299
	};

300 301
	i2s@70002800 {
		status = "okay";
302 303 304
	};

	serial@70006300 {
305
		status = "okay";
306 307
	};

308
	i2c@7000c000 {
309
		status = "okay";
310
		clock-frequency = <400000>;
311 312 313 314 315

		wm8903: wm8903@1a {
			compatible = "wlf,wm8903";
			reg = <0x1a>;
			interrupt-parent = <&gpio>;
316
			interrupts = <187 0x04>;
317 318 319 320 321 322

			gpio-controller;
			#gpio-cells = <2>;

			micdet-cfg = <0>;
			micdet-delay = <100>;
323
			gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
324
		};
325 326 327 328 329 330

		/* ALS and proximity sensor */
		isl29018@44 {
			compatible = "isil,isl29018";
			reg = <0x44>;
			interrupt-parent = <&gpio>;
331
			interrupts = <202 0x04>; /* GPIO PZ2 */
332
		};
333 334 335 336 337 338 339

		gyrometer@68 {
			compatible = "invn,mpu3050";
			reg = <0x68>;
			interrupt-parent = <&gpio>;
			interrupts = <204 0x04>; /* gpio PZ4 */
		};
340 341 342
	};

	i2c@7000c400 {
343
		status = "okay";
344
		clock-frequency = <100000>;
345 346
	};

347 348 349 350 351 352 353 354 355 356 357 358
	i2cmux {
		compatible = "i2c-mux-pinctrl";
		#address-cells = <1>;
		#size-cells = <0>;

		i2c-parent = <&{/i2c@7000c400}>;

		pinctrl-names = "ddc", "pta", "idle";
		pinctrl-0 = <&state_i2cmux_ddc>;
		pinctrl-1 = <&state_i2cmux_pta>;
		pinctrl-2 = <&state_i2cmux_idle>;

359
		hdmi_ddc: i2c@0 {
360 361 362 363 364 365 366 367 368
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
369 370 371 372 373 374 375

			smart-battery@b {
				compatible = "ti,bq20z75", "smart-battery-1.1";
				reg = <0xb>;
				ti,i2c-retry-count = <2>;
				ti,poll-retry-count = <10>;
			};
376 377 378
		};
	};

379
	i2c@7000c500 {
380
		status = "okay";
381 382 383 384
		clock-frequency = <400000>;
	};

	i2c@7000d000 {
385
		status = "okay";
386
		clock-frequency = <400000>;
S
Stephen Warren 已提交
387

388 389 390 391 392
		pmic: tps6586x@34 {
			compatible = "ti,tps6586x";
			reg = <0x34>;
			interrupts = <0 86 0x4>;

393 394
			ti,system-power-controller;

395 396 397 398 399 400 401 402 403 404 405 406 407 408
			#gpio-cells = <2>;
			gpio-controller;

			sys-supply = <&vdd_5v0_reg>;
			vin-sm0-supply = <&sys_reg>;
			vin-sm1-supply = <&sys_reg>;
			vin-sm2-supply = <&sys_reg>;
			vinldo01-supply = <&sm2_reg>;
			vinldo23-supply = <&sm2_reg>;
			vinldo4-supply = <&sm2_reg>;
			vinldo678-supply = <&sm2_reg>;
			vinldo9-supply = <&sm2_reg>;

			regulators {
409
				sys_reg: sys {
410 411 412 413
					regulator-name = "vdd_sys";
					regulator-always-on;
				};

414
				sm0 {
415 416 417 418 419 420
					regulator-name = "vdd_sm0,vdd_core";
					regulator-min-microvolt = <1300000>;
					regulator-max-microvolt = <1300000>;
					regulator-always-on;
				};

421
				sm1 {
422 423 424 425 426 427
					regulator-name = "vdd_sm1,vdd_cpu";
					regulator-min-microvolt = <1125000>;
					regulator-max-microvolt = <1125000>;
					regulator-always-on;
				};

428
				sm2_reg: sm2 {
429 430 431 432 433 434 435 436
					regulator-name = "vdd_sm2,vin_ldo*";
					regulator-min-microvolt = <3700000>;
					regulator-max-microvolt = <3700000>;
					regulator-always-on;
				};

				/* LDO0 is not connected to anything */

437
				ldo1 {
438 439 440 441 442 443
					regulator-name = "vdd_ldo1,avdd_pll*";
					regulator-min-microvolt = <1100000>;
					regulator-max-microvolt = <1100000>;
					regulator-always-on;
				};

444
				ldo2 {
445 446 447 448 449
					regulator-name = "vdd_ldo2,vdd_rtc";
					regulator-min-microvolt = <1200000>;
					regulator-max-microvolt = <1200000>;
				};

450
				ldo3 {
451 452 453 454 455 456
					regulator-name = "vdd_ldo3,avdd_usb*";
					regulator-min-microvolt = <3300000>;
					regulator-max-microvolt = <3300000>;
					regulator-always-on;
				};

457
				ldo4 {
458 459 460 461 462 463
					regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
					regulator-always-on;
				};

464
				ldo5 {
465 466 467 468 469 470
					regulator-name = "vdd_ldo5,vcore_mmc";
					regulator-min-microvolt = <2850000>;
					regulator-max-microvolt = <2850000>;
					regulator-always-on;
				};

471
				ldo6 {
472 473 474 475 476
					regulator-name = "vdd_ldo6,avdd_vdac,vddio_vi,vddio_cam";
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
				};

477
				hdmi_vdd_reg: ldo7 {
478 479 480 481 482
					regulator-name = "vdd_ldo7,avdd_hdmi,vdd_fuse";
					regulator-min-microvolt = <3300000>;
					regulator-max-microvolt = <3300000>;
				};

483
				hdmi_pll_reg: ldo8 {
484 485 486 487 488
					regulator-name = "vdd_ldo8,avdd_hdmi_pll";
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
				};

489
				ldo9 {
490 491 492 493 494 495
					regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
					regulator-min-microvolt = <2850000>;
					regulator-max-microvolt = <2850000>;
					regulator-always-on;
				};

496
				ldo_rtc {
497 498 499 500 501 502 503 504
					regulator-name = "vdd_rtc_out,vdd_cell";
					regulator-min-microvolt = <3300000>;
					regulator-max-microvolt = <3300000>;
					regulator-always-on;
				};
			};
		};

505
		temperature-sensor@4c {
506
			compatible = "onnn,nct1008";
S
Stephen Warren 已提交
507 508
			reg = <0x4c>;
		};
509 510

		magnetometer@c {
511
			compatible = "ak,ak8975";
512 513 514 515
			reg = <0xc>;
			interrupt-parent = <&gpio>;
			interrupts = <109 0x04>; /* gpio PN5 */
		};
516 517
	};

518 519
	pmc {
		nvidia,invert-interrupt;
520 521 522 523 524 525
		nvidia,suspend-mode = <2>;
		nvidia,cpu-pwr-good-time = <5000>;
		nvidia,cpu-pwr-off-time = <5000>;
		nvidia,core-pwr-good-time = <3845 3845>;
		nvidia,core-pwr-off-time = <3875>;
		nvidia,sys-clock-req-active-high;
526 527
	};

528
	memory-controller@7000f400 {
529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545
		emc-table@190000 {
			reg = <190000>;
			compatible = "nvidia,tegra20-emc-table";
			clock-frequency = <190000>;
			nvidia,emc-registers = <0x0000000c 0x00000026
				0x00000009 0x00000003 0x00000004 0x00000004
				0x00000002 0x0000000c 0x00000003 0x00000003
				0x00000002 0x00000001 0x00000004 0x00000005
				0x00000004 0x00000009 0x0000000d 0x0000059f
				0x00000000 0x00000003 0x00000003 0x00000003
				0x00000003 0x00000001 0x0000000b 0x000000c8
				0x00000003 0x00000007 0x00000004 0x0000000f
				0x00000002 0x00000000 0x00000000 0x00000002
				0x00000000 0x00000000 0x00000083 0xa06204ae
				0x007dc010 0x00000000 0x00000000 0x00000000
				0x00000000 0x00000000 0x00000000 0x00000000>;
		};
546

547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563
		emc-table@380000 {
			reg = <380000>;
			compatible = "nvidia,tegra20-emc-table";
			clock-frequency = <380000>;
			nvidia,emc-registers = <0x00000017 0x0000004b
				0x00000012 0x00000006 0x00000004 0x00000005
				0x00000003 0x0000000c 0x00000006 0x00000006
				0x00000003 0x00000001 0x00000004 0x00000005
				0x00000004 0x00000009 0x0000000d 0x00000b5f
				0x00000000 0x00000003 0x00000003 0x00000006
				0x00000006 0x00000001 0x00000011 0x000000c8
				0x00000003 0x0000000e 0x00000007 0x0000000f
				0x00000002 0x00000000 0x00000000 0x00000002
				0x00000000 0x00000000 0x00000083 0xe044048b
				0x007d8010 0x00000000 0x00000000 0x00000000
				0x00000000 0x00000000 0x00000000 0x00000000>;
		};
564 565
	};

566
	usb@c5000000 {
567
		status = "okay";
568 569
		nvidia,vbus-gpio = <&gpio 24 0>; /* PD0 */
		dr_mode = "otg";
G
Grant Likely 已提交
570 571
	};

572
	usb@c5004000 {
573
		status = "okay";
574
		nvidia,phy-reset-gpio = <&gpio 169 1>; /* gpio PV1, active low */
575 576
	};

577 578
	usb-phy@c5004000 {
		nvidia,phy-reset-gpio = <&gpio 169 1>; /* gpio PV1, active low */
579 580
	};

581 582
	usb@c5008000 {
		status = "okay";
583 584
	};

585 586 587 588
	sdhci@c8000000 {
		status = "okay";
		power-gpios = <&gpio 86 0>; /* gpio PK6 */
		bus-width = <4>;
589
		keep-power-in-suspend;
590 591
	};

G
Grant Likely 已提交
592
	sdhci@c8000400 {
593
		status = "okay";
594
		cd-gpios = <&gpio 69 1>; /* gpio PI5 */
595 596
		wp-gpios = <&gpio 57 0>; /* gpio PH1 */
		power-gpios = <&gpio 70 0>; /* gpio PI6 */
A
Arnd Bergmann 已提交
597
		bus-width = <4>;
G
Grant Likely 已提交
598
	};
599 600

	sdhci@c8000600 {
601
		status = "okay";
A
Arnd Bergmann 已提交
602
		bus-width = <8>;
603
		non-removable;
604
	};
605

606 607 608 609 610 611 612 613 614 615 616 617 618
	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		clk32k_in: clock {
			compatible = "fixed-clock";
			reg=<0>;
			#clock-cells = <0>;
			clock-frequency = <32768>;
		};
	};

619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637
	gpio-keys {
		compatible = "gpio-keys";

		power {
			label = "Power";
			gpios = <&gpio 170 1>; /* gpio PV2, active low */
			linux,code = <116>; /* KEY_POWER */
			gpio-key,wakeup;
		};

		lid {
			label = "Lid";
			gpios = <&gpio 23 0>; /* gpio PC7 */
			linux,input-type = <5>; /* EV_SW */
			linux,code = <0>; /* SW_LID */
			debounce-interval = <1>;
			gpio-key,wakeup;
		};
	};
638

639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777
	kbc {
		status = "okay";
		nvidia,debounce-delay-ms = <32>;
		nvidia,repeat-delay-ms = <160>;
		nvidia,ghost-filter;
		nvidia,kbc-row-pins = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
		nvidia,kbc-col-pins = <16 17 18 19 20 21 22 23>;
		linux,keymap = <0x00020011	/* KEY_W */
				0x0003001F	/* KEY_S */
				0x0004001E	/* KEY_A */
				0x0005002C	/* KEY_Z */
				0x000701d0	/* KEY_FN */

				0x0107007D	/* KEY_LEFTMETA */
				0x02060064 	/* KEY_RIGHTALT */
				0x02070038	/* KEY_LEFTALT */

				0x03000006	/* KEY_5 */
				0x03010005	/* KEY_4 */
				0x03020013	/* KEY_R */
				0x03030012	/* KEY_E */
				0x03040021	/* KEY_F */
				0x03050020	/* KEY_D */
				0x0306002D	/* KEY_X */

				0x04000008	/* KEY_7 */
				0x04010007	/* KEY_6 */
				0x04020014	/* KEY_T */
				0x04030023	/* KEY_H */
				0x04040022	/* KEY_G */
				0x0405002F	/* KEY_V */
				0x0406002E	/* KEY_C */
				0x04070039	/* KEY_SPACE */

				0x0500000A	/* KEY_9 */
				0x05010009	/* KEY_8 */
				0x05020016	/* KEY_U */
				0x05030015	/* KEY_Y */
				0x05040024	/* KEY_J */
				0x05050031	/* KEY_N */
				0x05060030	/* KEY_B */
				0x0507002B	/* KEY_BACKSLASH */

				0x0600000C	/* KEY_MINUS */
				0x0601000B	/* KEY_0 */
				0x06020018	/* KEY_O */
				0x06030017	/* KEY_I */
				0x06040026	/* KEY_L */
				0x06050025	/* KEY_K */
				0x06060033	/* KEY_COMMA */
				0x06070032	/* KEY_M */

				0x0701000D	/* KEY_EQUAL */
				0x0702001B	/* KEY_RIGHTBRACE */
				0x0703001C	/* KEY_ENTER */
				0x0707008B	/* KEY_MENU */

				0x08040036	/* KEY_RIGHTSHIFT */
				0x0805002A	/* KEY_LEFTSHIFT */

				0x09050061	/* KEY_RIGHTCTRL */
				0x0907001D	/* KEY_LEFTCTRL */

				0x0B00001A	/* KEY_LEFTBRACE */
				0x0B010019	/* KEY_P */
				0x0B020028	/* KEY_APOSTROPHE */
				0x0B030027	/* KEY_SEMICOLON */
				0x0B040035	/* KEY_SLASH */
				0x0B050034	/* KEY_DOT */

				0x0C000044	/* KEY_F10 */
				0x0C010043	/* KEY_F9 */
				0x0C02000E	/* KEY_BACKSPACE */
				0x0C030004	/* KEY_3 */
				0x0C040003	/* KEY_2 */
				0x0C050067	/* KEY_UP */
				0x0C0600D2	/* KEY_PRINT */
				0x0C070077	/* KEY_PAUSE */

				0x0D00006E	/* KEY_INSERT */
				0x0D01006F	/* KEY_DELETE */
				0x0D030068	/* KEY_PAGEUP  */
				0x0D04006D	/* KEY_PAGEDOWN */
				0x0D05006A	/* KEY_RIGHT */
				0x0D06006C	/* KEY_DOWN */
				0x0D070069	/* KEY_LEFT */

				0x0E000057	/* KEY_F11 */
				0x0E010058	/* KEY_F12 */
				0x0E020042	/* KEY_F8 */
				0x0E030010	/* KEY_Q */
				0x0E04003E	/* KEY_F4 */
				0x0E05003D	/* KEY_F3 */
				0x0E060002	/* KEY_1 */
				0x0E070041	/* KEY_F7 */

				0x0F000001	/* KEY_ESC */
				0x0F010029	/* KEY_GRAVE */
				0x0F02003F	/* KEY_F5 */
				0x0F03000F	/* KEY_TAB */
				0x0F04003B	/* KEY_F1 */
				0x0F05003C	/* KEY_F2 */
				0x0F06003A	/* KEY_CAPSLOCK */
				0x0F070040	/* KEY_F6 */

				/* Software Handled Function Keys */
				0x14000047	/* KEY_KP7 */

				0x15000049	/* KEY_KP9 */
				0x15010048	/* KEY_KP8 */
				0x1502004B	/* KEY_KP4 */
				0x1504004F	/* KEY_KP1 */

				0x1601004E	/* KEY_KPSLASH */
				0x1602004D	/* KEY_KP6 */
				0x1603004C	/* KEY_KP5 */
				0x16040051	/* KEY_KP3 */
				0x16050050	/* KEY_KP2 */
				0x16070052	/* KEY_KP0 */

				0x1B010037	/* KEY_KPASTERISK */
				0x1B03004A	/* KEY_KPMINUS */
				0x1B04004E	/* KEY_KPPLUS */
				0x1B050053	/* KEY_KPDOT */

				0x1C050073	/* KEY_VOLUMEUP */

				0x1D030066	/* KEY_HOME */
				0x1D04006B	/* KEY_END */
				0x1D0500E0	/* KEY_BRIGHTNESSDOWN */
				0x1D060072	/* KEY_VOLUMEDOWN */
				0x1D0700E1	/* KEY_BRIGHTNESSUP */

				0x1E000045	/* KEY_NUMLOCK */
				0x1E010046	/* KEY_SCROLLLOCK */
				0x1E020071	/* KEY_MUTE */

				0x1F04008A>;	/* KEY_HELP */
	};
778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811
	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		vdd_5v0_reg: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "vdd_5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "vdd_1v5";
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			gpio = <&pmic 0 0>;
		};

		regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "vdd_1v2";
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
			gpio = <&pmic 1 0>;
			enable-active-high;
		};
	};

812 813 814 815
	sound {
		compatible = "nvidia,tegra-audio-wm8903-seaboard",
			     "nvidia,tegra-audio-wm8903";
		nvidia,model = "NVIDIA Tegra Seaboard";
816

817 818 819 820 821 822 823 824 825
		nvidia,audio-routing =
			"Headphone Jack", "HPOUTR",
			"Headphone Jack", "HPOUTL",
			"Int Spk", "ROP",
			"Int Spk", "RON",
			"Int Spk", "LOP",
			"Int Spk", "LON",
			"Mic Jack", "MICBIAS",
			"IN1R", "Mic Jack";
826

827 828 829 830 831
		nvidia,i2s-controller = <&tegra_i2s1>;
		nvidia,audio-codec = <&wm8903>;

		nvidia,spkr-en-gpios = <&wm8903 2 0>;
		nvidia,hp-det-gpios = <&gpio 185 0>; /* gpio PX1 */
832

833
		clocks = <&tegra_car 112>, <&tegra_car 113>, <&tegra_car 94>;
834
		clock-names = "pll_a", "pll_a_out0", "mclk";
835
	};
G
Grant Likely 已提交
836
};