tlb-sh4.c 2.0 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6
/*
 * arch/sh/mm/tlb-sh4.c
 *
 * SH-4 specific TLB operations
 *
 * Copyright (C) 1999  Niibe Yutaka
7
 * Copyright (C) 2002 - 2007 Paul Mundt
L
Linus Torvalds 已提交
8 9 10
 *
 * Released under the terms of the GNU GPL v2.0.
 */
11 12
#include <linux/kernel.h>
#include <linux/mm.h>
13
#include <linux/io.h>
L
Linus Torvalds 已提交
14 15
#include <asm/system.h>
#include <asm/mmu_context.h>
16 17
#include <asm/cacheflush.h>

18
void __update_tlb(struct vm_area_struct *vma, unsigned long address, pte_t pte)
19
{
20
	unsigned long flags, pteval, vpn;
21

22 23 24 25
	/*
	 * Handle debugger faulting in for debugee.
	 */
	if (current->active_mm != vma->vm_mm)
26 27 28 29 30 31 32 33
		return;

	local_irq_save(flags);

	/* Set PTEH register */
	vpn = (address & MMU_VPN_MASK) | get_asid();
	ctrl_outl(vpn, MMU_PTEH);

34
	pteval = pte.pte_low;
35 36

	/* Set PTEA register */
37 38 39 40 41 42 43 44 45
#ifdef CONFIG_X2TLB
	/*
	 * For the extended mode TLB this is trivial, only the ESZ and
	 * EPR bits need to be written out to PTEA, with the remainder of
	 * the protection bits (with the exception of the compat-mode SZ
	 * and PR bits, which are cleared) being written out in PTEL.
	 */
	ctrl_outl(pte.pte_high, MMU_PTEA);
#else
46 47 48
	if (cpu_data->flags & CPU_HAS_PTEA)
		/* TODO: make this look less hacky */
		ctrl_outl(((pteval >> 28) & 0xe) | (pteval & 0x1), MMU_PTEA);
49
#endif
50 51 52

	/* Set PTEL register */
	pteval &= _PAGE_FLAGS_HARDWARE_MASK; /* drop software flags */
53
#ifdef CONFIG_CACHE_WRITETHROUGH
54 55 56 57 58 59 60 61 62
	pteval |= _PAGE_WT;
#endif
	/* conveniently, we want all the software flags to be 0 anyway */
	ctrl_outl(pteval, MMU_PTEL);

	/* Load the TLB */
	asm volatile("ldtlb": /* no output */ : /* no input */ : "memory");
	local_irq_restore(flags);
}
L
Linus Torvalds 已提交
63

64 65
void __uses_jump_to_uncached local_flush_tlb_one(unsigned long asid,
						 unsigned long page)
L
Linus Torvalds 已提交
66 67 68 69 70 71 72 73 74 75 76
{
	unsigned long addr, data;

	/*
	 * NOTE: PTEH.ASID should be set to this MM
	 *       _AND_ we need to write ASID to the array.
	 *
	 * It would be simple if we didn't need to set PTEH.ASID...
	 */
	addr = MMU_UTLB_ADDRESS_ARRAY | MMU_PAGE_ASSOC_BIT;
	data = page | asid; /* VALID bit is off */
77
	jump_to_uncached();
L
Linus Torvalds 已提交
78
	ctrl_outl(data, addr);
79
	back_to_cached();
L
Linus Torvalds 已提交
80
}