nomadik-mtu.c 7.3 KB
Newer Older
1 2
/*
 * Copyright (C) 2008 STMicroelectronics
3
 * Copyright (C) 2010 Alessandro Rubini
4
 * Copyright (C) 2010 Linus Walleij for ST-Ericsson
5 6 7 8 9 10 11 12 13 14
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2, as
 * published by the Free Software Foundation.
 */
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/io.h>
#include <linux/clockchips.h>
15
#include <linux/clocksource.h>
16 17 18
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>
19
#include <linux/clk.h>
20
#include <linux/jiffies.h>
21
#include <linux/delay.h>
22
#include <linux/err.h>
23
#include <linux/sched_clock.h>
24 25
#include <asm/mach/time.h>

26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
/*
 * The MTU device hosts four different counters, with 4 set of
 * registers. These are register names.
 */

#define MTU_IMSC	0x00	/* Interrupt mask set/clear */
#define MTU_RIS		0x04	/* Raw interrupt status */
#define MTU_MIS		0x08	/* Masked interrupt status */
#define MTU_ICR		0x0C	/* Interrupt clear register */

/* per-timer registers take 0..3 as argument */
#define MTU_LR(x)	(0x10 + 0x10 * (x) + 0x00)	/* Load value */
#define MTU_VAL(x)	(0x10 + 0x10 * (x) + 0x04)	/* Current value */
#define MTU_CR(x)	(0x10 + 0x10 * (x) + 0x08)	/* Control reg */
#define MTU_BGLR(x)	(0x10 + 0x10 * (x) + 0x0c)	/* At next overflow */

/* bits for the control register */
#define MTU_CRn_ENA		0x80
#define MTU_CRn_PERIODIC	0x40	/* if 0 = free-running */
#define MTU_CRn_PRESCALE_MASK	0x0c
#define MTU_CRn_PRESCALE_1		0x00
#define MTU_CRn_PRESCALE_16		0x04
#define MTU_CRn_PRESCALE_256		0x08
#define MTU_CRn_32BITS		0x02
#define MTU_CRn_ONESHOT		0x01	/* if 0 = wraps reloading from BGLR*/

/* Other registers are usual amba/primecell registers, currently not used */
#define MTU_ITCR	0xff0
#define MTU_ITOP	0xff4

#define MTU_PERIPH_ID0	0xfe0
#define MTU_PERIPH_ID1	0xfe4
#define MTU_PERIPH_ID2	0xfe8
#define MTU_PERIPH_ID3	0xfeC

#define MTU_PCELL0	0xff0
#define MTU_PCELL1	0xff4
#define MTU_PCELL2	0xff8
#define MTU_PCELL3	0xffC
65

66
static void __iomem *mtu_base;
67 68 69
static bool clkevt_periodic;
static u32 clk_prescale;
static u32 nmdk_cycle;		/* write-once */
70
static struct delay_timer mtu_delay_timer;
71

72
#ifdef CONFIG_CLKSRC_NOMADIK_MTU_SCHED_CLOCK
73 74 75
/*
 * Override the global weak sched_clock symbol with this
 * local implementation which uses the clocksource to get some
76
 * better resolution when scheduling the kernel.
77
 */
78
static u64 notrace nomadik_read_sched_clock(void)
79
{
80 81 82
	if (unlikely(!mtu_base))
		return 0;

83
	return -readl(mtu_base + MTU_VAL(0));
84
}
85
#endif
86

87 88 89 90 91
static unsigned long nmdk_timer_read_current_timer(void)
{
	return ~readl_relaxed(mtu_base + MTU_VAL(0));
}

92
/* Clockevent device: use one-shot mode */
93 94 95 96 97 98 99 100 101 102 103 104
static int nmdk_clkevt_next(unsigned long evt, struct clock_event_device *ev)
{
	writel(1 << 1, mtu_base + MTU_IMSC);
	writel(evt, mtu_base + MTU_LR(1));
	/* Load highest value, enable device, enable interrupts */
	writel(MTU_CRn_ONESHOT | clk_prescale |
	       MTU_CRn_32BITS | MTU_CRn_ENA,
	       mtu_base + MTU_CR(1));

	return 0;
}

105
static void nmdk_clkevt_reset(void)
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121
{
	if (clkevt_periodic) {
		/* Timer: configure load and background-load, and fire it up */
		writel(nmdk_cycle, mtu_base + MTU_LR(1));
		writel(nmdk_cycle, mtu_base + MTU_BGLR(1));

		writel(MTU_CRn_PERIODIC | clk_prescale |
		       MTU_CRn_32BITS | MTU_CRn_ENA,
		       mtu_base + MTU_CR(1));
		writel(1 << 1, mtu_base + MTU_IMSC);
	} else {
		/* Generate an interrupt to start the clockevent again */
		(void) nmdk_clkevt_next(nmdk_cycle, NULL);
	}
}

122
static int nmdk_clkevt_shutdown(struct clock_event_device *evt)
123
{
124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142
	writel(0, mtu_base + MTU_IMSC);
	/* disable timer */
	writel(0, mtu_base + MTU_CR(1));
	/* load some high default value */
	writel(0xffffffff, mtu_base + MTU_LR(1));
	return 0;
}

static int nmdk_clkevt_set_oneshot(struct clock_event_device *evt)
{
	clkevt_periodic = false;
	return 0;
}

static int nmdk_clkevt_set_periodic(struct clock_event_device *evt)
{
	clkevt_periodic = true;
	nmdk_clkevt_reset();
	return 0;
143 144
}

145
static void nmdk_clksrc_reset(void)
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
{
	/* Disable */
	writel(0, mtu_base + MTU_CR(0));

	/* ClockSource: configure load and background-load, and fire it up */
	writel(nmdk_cycle, mtu_base + MTU_LR(0));
	writel(nmdk_cycle, mtu_base + MTU_BGLR(0));

	writel(clk_prescale | MTU_CRn_32BITS | MTU_CRn_ENA,
	       mtu_base + MTU_CR(0));
}

static void nmdk_clkevt_resume(struct clock_event_device *cedev)
{
	nmdk_clkevt_reset();
	nmdk_clksrc_reset();
}

164
static struct clock_event_device nmdk_clkevt = {
165 166 167 168 169 170 171 172 173 174
	.name			= "mtu_1",
	.features		= CLOCK_EVT_FEAT_ONESHOT |
				  CLOCK_EVT_FEAT_PERIODIC |
				  CLOCK_EVT_FEAT_DYNIRQ,
	.rating			= 200,
	.set_state_shutdown	= nmdk_clkevt_shutdown,
	.set_state_periodic	= nmdk_clkevt_set_periodic,
	.set_state_oneshot	= nmdk_clkevt_set_oneshot,
	.set_next_event		= nmdk_clkevt_next,
	.resume			= nmdk_clkevt_resume,
175 176 177
};

/*
178
 * IRQ Handler for timer 1 of the MTU block.
179 180 181
 */
static irqreturn_t nmdk_timer_interrupt(int irq, void *dev_id)
{
182
	struct clock_event_device *evdev = dev_id;
183

184 185
	writel(1 << 1, mtu_base + MTU_ICR); /* Interrupt clear reg */
	evdev->event_handler(evdev);
186 187 188 189 190
	return IRQ_HANDLED;
}

static struct irqaction nmdk_timer_irq = {
	.name		= "Nomadik Timer Tick",
191
	.flags		= IRQF_TIMER,
192
	.handler	= nmdk_timer_interrupt,
193
	.dev_id		= &nmdk_clkevt,
194 195
};

196 197
static void __init nmdk_timer_init(void __iomem *base, int irq,
				   struct clk *pclk, struct clk *clk)
198 199
{
	unsigned long rate;
200

201
	mtu_base = base;
202

203 204
	BUG_ON(clk_prepare_enable(pclk));
	BUG_ON(clk_prepare_enable(clk));
205 206

	/*
207 208 209 210 211 212
	 * Tick rate is 2.4MHz for Nomadik and 2.4Mhz, 100MHz or 133 MHz
	 * for ux500.
	 * Use a divide-by-16 counter if the tick rate is more than 32MHz.
	 * At 32 MHz, the timer (with 32 bit counter) can be programmed
	 * to wake-up at a max 127s a head in time. Dividing a 2.4 MHz timer
	 * with 16 gives too low timer resolution.
213
	 */
214
	rate = clk_get_rate(clk);
215
	if (rate > 32000000) {
216
		rate /= 16;
217
		clk_prescale = MTU_CRn_PRESCALE_16;
218
	} else {
219
		clk_prescale = MTU_CRn_PRESCALE_1;
220
	}
221

222 223
	/* Cycles for periodic mode */
	nmdk_cycle = DIV_ROUND_CLOSEST(rate, HZ);
224 225


226
	/* Timer 0 is the free running clocksource */
227
	nmdk_clksrc_reset();
228

229 230
	if (clocksource_mmio_init(mtu_base + MTU_VAL(0), "mtu_0",
			rate, 200, 32, clocksource_mmio_readl_down))
231
		pr_err("timer: failed to initialize clock source %s\n",
232
		       "mtu_0");
233

234
#ifdef CONFIG_CLKSRC_NOMADIK_MTU_SCHED_CLOCK
235
	sched_clock_register(nomadik_read_sched_clock, 32, rate);
236
#endif
237

238
	/* Timer 1 is used for events, register irq and clockevents */
239
	setup_irq(irq, &nmdk_timer_irq);
240
	nmdk_clkevt.cpumask = cpumask_of(0);
241
	nmdk_clkevt.irq = irq;
242
	clockevents_config_and_register(&nmdk_clkevt, rate, 2, 0xffffffffU);
243 244 245 246

	mtu_delay_timer.read_current_timer = &nmdk_timer_read_current_timer;
	mtu_delay_timer.freq = rate;
	register_current_timer_delay(&mtu_delay_timer);
247
}
248

249
static void __init nmdk_timer_of_init(struct device_node *node)
250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
{
	struct clk *pclk;
	struct clk *clk;
	void __iomem *base;
	int irq;

	base = of_iomap(node, 0);
	if (!base)
		panic("Can't remap registers");

	pclk = of_clk_get_by_name(node, "apb_pclk");
	if (IS_ERR(pclk))
		panic("could not get apb_pclk");

	clk = of_clk_get_by_name(node, "timclk");
	if (IS_ERR(clk))
		panic("could not get timclk");

	irq = irq_of_parse_and_map(node, 0);
	if (irq <= 0)
		panic("Can't parse IRQ");

272
	nmdk_timer_init(base, irq, pclk, clk);
273 274 275
}
CLOCKSOURCE_OF_DECLARE(nomadik_mtu, "st,nomadik-mtu",
		       nmdk_timer_of_init);