tegra20.dtsi 12.7 KB
Newer Older
1
#include "skeleton.dtsi"
G
Grant Likely 已提交
2 3 4 5 6

/ {
	compatible = "nvidia,tegra20";
	interrupt-parent = <&intc>;

7 8 9 10 11 12 13 14
	aliases {
		serial0 = &uarta;
		serial1 = &uartb;
		serial2 = &uartc;
		serial3 = &uartd;
		serial4 = &uarte;
	};

15 16 17 18 19
	host1x {
		compatible = "nvidia,tegra20-host1x", "simple-bus";
		reg = <0x50000000 0x00024000>;
		interrupts = <0 65 0x04   /* mpcore syncpt */
			      0 67 0x04>; /* mpcore general */
20
		clocks = <&tegra_car 28>;
21 22 23 24 25 26 27 28 29 30

		#address-cells = <1>;
		#size-cells = <1>;

		ranges = <0x54000000 0x54000000 0x04000000>;

		mpe {
			compatible = "nvidia,tegra20-mpe";
			reg = <0x54040000 0x00040000>;
			interrupts = <0 68 0x04>;
31
			clocks = <&tegra_car 60>;
32 33 34 35 36 37
		};

		vi {
			compatible = "nvidia,tegra20-vi";
			reg = <0x54080000 0x00040000>;
			interrupts = <0 69 0x04>;
38
			clocks = <&tegra_car 100>;
39 40 41 42 43 44
		};

		epp {
			compatible = "nvidia,tegra20-epp";
			reg = <0x540c0000 0x00040000>;
			interrupts = <0 70 0x04>;
45
			clocks = <&tegra_car 19>;
46 47 48 49 50 51
		};

		isp {
			compatible = "nvidia,tegra20-isp";
			reg = <0x54100000 0x00040000>;
			interrupts = <0 71 0x04>;
52
			clocks = <&tegra_car 23>;
53 54 55 56 57 58
		};

		gr2d {
			compatible = "nvidia,tegra20-gr2d";
			reg = <0x54140000 0x00040000>;
			interrupts = <0 72 0x04>;
59
			clocks = <&tegra_car 21>;
60 61 62 63 64
		};

		gr3d {
			compatible = "nvidia,tegra20-gr3d";
			reg = <0x54180000 0x00040000>;
65
			clocks = <&tegra_car 24>;
66 67 68 69 70 71
		};

		dc@54200000 {
			compatible = "nvidia,tegra20-dc";
			reg = <0x54200000 0x00040000>;
			interrupts = <0 73 0x04>;
72 73
			clocks = <&tegra_car 27>, <&tegra_car 121>;
			clock-names = "disp1", "parent";
74 75 76 77 78 79 80 81 82 83

			rgb {
				status = "disabled";
			};
		};

		dc@54240000 {
			compatible = "nvidia,tegra20-dc";
			reg = <0x54240000 0x00040000>;
			interrupts = <0 74 0x04>;
84 85
			clocks = <&tegra_car 26>, <&tegra_car 121>;
			clock-names = "disp2", "parent";
86 87 88 89 90 91 92 93 94 95

			rgb {
				status = "disabled";
			};
		};

		hdmi {
			compatible = "nvidia,tegra20-hdmi";
			reg = <0x54280000 0x00040000>;
			interrupts = <0 75 0x04>;
96 97
			clocks = <&tegra_car 51>, <&tegra_car 117>;
			clock-names = "hdmi", "parent";
98 99 100 101 102 103 104
			status = "disabled";
		};

		tvo {
			compatible = "nvidia,tegra20-tvo";
			reg = <0x542c0000 0x00040000>;
			interrupts = <0 76 0x04>;
105
			clocks = <&tegra_car 102>;
106 107 108 109 110 111
			status = "disabled";
		};

		dsi {
			compatible = "nvidia,tegra20-dsi";
			reg = <0x54300000 0x00040000>;
112
			clocks = <&tegra_car 48>;
113 114 115 116
			status = "disabled";
		};
	};

117 118 119 120
	timer@50004600 {
		compatible = "arm,cortex-a9-twd-timer";
		reg = <0x50040600 0x20>;
		interrupts = <1 13 0x304>;
121
		clocks = <&tegra_car 132>;
122 123
	};

124
	intc: interrupt-controller {
125
		compatible = "arm,cortex-a9-gic";
126 127
		reg = <0x50041000 0x1000
		       0x50040100 0x0100>;
128 129
		interrupt-controller;
		#interrupt-cells = <3>;
G
Grant Likely 已提交
130 131
	};

132 133 134 135 136 137 138 139 140
	cache-controller {
		compatible = "arm,pl310-cache";
		reg = <0x50043000 0x1000>;
		arm,data-latency = <5 5 2>;
		arm,tag-latency = <4 4 2>;
		cache-unified;
		cache-level = <2>;
	};

141 142 143 144 145 146 147
	timer@60005000 {
		compatible = "nvidia,tegra20-timer";
		reg = <0x60005000 0x60>;
		interrupts = <0 0 0x04
			      0 1 0x04
			      0 41 0x04
			      0 42 0x04>;
148
		clocks = <&tegra_car 5>;
149 150
	};

151 152 153 154 155 156
	tegra_car: clock {
		compatible = "nvidia,tegra20-car";
		reg = <0x60006000 0x1000>;
		#clock-cells = <1>;
	};

157
	apbdma: dma {
158 159
		compatible = "nvidia,tegra20-apbdma";
		reg = <0x6000a000 0x1200>;
160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
		interrupts = <0 104 0x04
			      0 105 0x04
			      0 106 0x04
			      0 107 0x04
			      0 108 0x04
			      0 109 0x04
			      0 110 0x04
			      0 111 0x04
			      0 112 0x04
			      0 113 0x04
			      0 114 0x04
			      0 115 0x04
			      0 116 0x04
			      0 117 0x04
			      0 118 0x04
			      0 119 0x04>;
176
		clocks = <&tegra_car 34>;
177 178
	};

179 180 181
	ahb {
		compatible = "nvidia,tegra20-ahb";
		reg = <0x6000c004 0x10c>; /* AHB Arbitration + Gizmo Controller */
G
Grant Likely 已提交
182 183
	};

184
	gpio: gpio {
G
Grant Likely 已提交
185
		compatible = "nvidia,tegra20-gpio";
186 187 188 189 190 191 192 193
		reg = <0x6000d000 0x1000>;
		interrupts = <0 32 0x04
			      0 33 0x04
			      0 34 0x04
			      0 35 0x04
			      0 55 0x04
			      0 87 0x04
			      0 89 0x04>;
G
Grant Likely 已提交
194 195
		#gpio-cells = <2>;
		gpio-controller;
196 197
		#interrupt-cells = <2>;
		interrupt-controller;
G
Grant Likely 已提交
198 199
	};

200
	pinmux: pinmux {
201
		compatible = "nvidia,tegra20-pinmux";
202 203 204 205
		reg = <0x70000014 0x10   /* Tri-state registers */
		       0x70000080 0x20   /* Mux registers */
		       0x700000a0 0x14   /* Pull-up/down registers */
		       0x70000868 0xa8>; /* Pad control registers */
206 207
	};

208 209 210 211
	das {
		compatible = "nvidia,tegra20-das";
		reg = <0x70000c00 0x80>;
	};
212

213 214 215 216 217 218 219 220
	tegra_ac97: ac97 {
		compatible = "nvidia,tegra20-ac97";
		reg = <0x70002000 0x200>;
		interrupts = <0 81 0x04>;
		nvidia,dma-request-selector = <&apbdma 12>;
		clocks = <&tegra_car 3>;
		status = "disabled";
	};
221 222 223 224 225 226

	tegra_i2s1: i2s@70002800 {
		compatible = "nvidia,tegra20-i2s";
		reg = <0x70002800 0x200>;
		interrupts = <0 13 0x04>;
		nvidia,dma-request-selector = <&apbdma 2>;
227
		clocks = <&tegra_car 11>;
228
		status = "disabled";
229 230 231 232 233 234 235
	};

	tegra_i2s2: i2s@70002a00 {
		compatible = "nvidia,tegra20-i2s";
		reg = <0x70002a00 0x200>;
		interrupts = <0 3 0x04>;
		nvidia,dma-request-selector = <&apbdma 1>;
236
		clocks = <&tegra_car 18>;
237
		status = "disabled";
238 239
	};

240 241 242 243 244 245 246 247
	/*
	 * There are two serial driver i.e. 8250 based simple serial
	 * driver and APB DMA based serial driver for higher baudrate
	 * and performace. To enable the 8250 based driver, the compatible
	 * is "nvidia,tegra20-uart" and to enable the APB DMA based serial
	 * driver, the comptible is "nvidia,tegra20-hsuart".
	 */
	uarta: serial@70006000 {
G
Grant Likely 已提交
248 249 250
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006000 0x40>;
		reg-shift = <2>;
251
		interrupts = <0 36 0x04>;
252
		nvidia,dma-request-selector = <&apbdma 8>;
253
		clocks = <&tegra_car 6>;
254
		status = "disabled";
G
Grant Likely 已提交
255 256
	};

257
	uartb: serial@70006040 {
G
Grant Likely 已提交
258 259 260
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006040 0x40>;
		reg-shift = <2>;
261
		interrupts = <0 37 0x04>;
262
		nvidia,dma-request-selector = <&apbdma 9>;
263
		clocks = <&tegra_car 96>;
264
		status = "disabled";
G
Grant Likely 已提交
265 266
	};

267
	uartc: serial@70006200 {
G
Grant Likely 已提交
268 269 270
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006200 0x100>;
		reg-shift = <2>;
271
		interrupts = <0 46 0x04>;
272
		nvidia,dma-request-selector = <&apbdma 10>;
273
		clocks = <&tegra_car 55>;
274
		status = "disabled";
G
Grant Likely 已提交
275 276
	};

277
	uartd: serial@70006300 {
G
Grant Likely 已提交
278 279 280
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006300 0x100>;
		reg-shift = <2>;
281
		interrupts = <0 90 0x04>;
282
		nvidia,dma-request-selector = <&apbdma 19>;
283
		clocks = <&tegra_car 65>;
284
		status = "disabled";
G
Grant Likely 已提交
285 286
	};

287
	uarte: serial@70006400 {
G
Grant Likely 已提交
288 289 290
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006400 0x100>;
		reg-shift = <2>;
291
		interrupts = <0 91 0x04>;
292
		nvidia,dma-request-selector = <&apbdma 20>;
293
		clocks = <&tegra_car 66>;
294
		status = "disabled";
G
Grant Likely 已提交
295 296
	};

T
Thierry Reding 已提交
297
	pwm: pwm {
298 299 300
		compatible = "nvidia,tegra20-pwm";
		reg = <0x7000a000 0x100>;
		#pwm-cells = <2>;
301
		clocks = <&tegra_car 17>;
302
		status = "disabled";
303 304
	};

305 306 307 308
	rtc {
		compatible = "nvidia,tegra20-rtc";
		reg = <0x7000e000 0x100>;
		interrupts = <0 2 0x04>;
309
		clocks = <&tegra_car 4>;
310 311
	};

312 313 314 315
	i2c@7000c000 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c000 0x100>;
		interrupts = <0 38 0x04>;
316 317
		#address-cells = <1>;
		#size-cells = <0>;
318 319
		clocks = <&tegra_car 12>, <&tegra_car 124>;
		clock-names = "div-clk", "fast-clk";
320
		status = "disabled";
321 322
	};

323 324 325 326 327 328 329
	spi@7000c380 {
		compatible = "nvidia,tegra20-sflash";
		reg = <0x7000c380 0x80>;
		interrupts = <0 39 0x04>;
		nvidia,dma-request-selector = <&apbdma 11>;
		#address-cells = <1>;
		#size-cells = <0>;
330
		clocks = <&tegra_car 43>;
331 332 333
		status = "disabled";
	};

334 335 336 337
	i2c@7000c400 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c400 0x100>;
		interrupts = <0 84 0x04>;
338 339
		#address-cells = <1>;
		#size-cells = <0>;
340 341
		clocks = <&tegra_car 54>, <&tegra_car 124>;
		clock-names = "div-clk", "fast-clk";
342
		status = "disabled";
G
Grant Likely 已提交
343 344
	};

345 346 347 348
	i2c@7000c500 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c500 0x100>;
		interrupts = <0 92 0x04>;
349 350
		#address-cells = <1>;
		#size-cells = <0>;
351 352
		clocks = <&tegra_car 67>, <&tegra_car 124>;
		clock-names = "div-clk", "fast-clk";
353
		status = "disabled";
G
Grant Likely 已提交
354 355
	};

356 357 358 359
	i2c@7000d000 {
		compatible = "nvidia,tegra20-i2c-dvc";
		reg = <0x7000d000 0x200>;
		interrupts = <0 53 0x04>;
360 361
		#address-cells = <1>;
		#size-cells = <0>;
362 363
		clocks = <&tegra_car 47>, <&tegra_car 124>;
		clock-names = "div-clk", "fast-clk";
364
		status = "disabled";
G
Grant Likely 已提交
365 366
	};

367 368 369 370 371 372 373
	spi@7000d400 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000d400 0x200>;
		interrupts = <0 59 0x04>;
		nvidia,dma-request-selector = <&apbdma 15>;
		#address-cells = <1>;
		#size-cells = <0>;
374
		clocks = <&tegra_car 41>;
375 376 377 378 379 380 381 382 383 384
		status = "disabled";
	};

	spi@7000d600 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000d600 0x200>;
		interrupts = <0 82 0x04>;
		nvidia,dma-request-selector = <&apbdma 16>;
		#address-cells = <1>;
		#size-cells = <0>;
385
		clocks = <&tegra_car 44>;
386 387 388 389 390
		status = "disabled";
	};

	spi@7000d800 {
		compatible = "nvidia,tegra20-slink";
391
		reg = <0x7000d800 0x200>;
392 393 394 395
		interrupts = <0 83 0x04>;
		nvidia,dma-request-selector = <&apbdma 17>;
		#address-cells = <1>;
		#size-cells = <0>;
396
		clocks = <&tegra_car 46>;
397 398 399 400 401 402 403 404 405 406
		status = "disabled";
	};

	spi@7000da00 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000da00 0x200>;
		interrupts = <0 93 0x04>;
		nvidia,dma-request-selector = <&apbdma 18>;
		#address-cells = <1>;
		#size-cells = <0>;
407
		clocks = <&tegra_car 68>;
408 409 410
		status = "disabled";
	};

411 412 413 414 415 416 417 418
	kbc {
		compatible = "nvidia,tegra20-kbc";
		reg = <0x7000e200 0x100>;
		interrupts = <0 85 0x04>;
		clocks = <&tegra_car 36>;
		status = "disabled";
	};

419 420 421
	pmc {
		compatible = "nvidia,tegra20-pmc";
		reg = <0x7000e400 0x400>;
422 423
		clocks = <&tegra_car 110>, <&clk32k_in>;
		clock-names = "pclk", "clk32k_in";
424 425
	};

426
	memory-controller@7000f000 {
427 428 429 430 431 432
		compatible = "nvidia,tegra20-mc";
		reg = <0x7000f000 0x024
		       0x7000f03c 0x3c4>;
		interrupts = <0 77 0x04>;
	};

433
	iommu {
434 435 436 437 438
		compatible = "nvidia,tegra20-gart";
		reg = <0x7000f024 0x00000018	/* controller registers */
		       0x58000000 0x02000000>;	/* GART aperture */
	};

439
	memory-controller@7000f400 {
440 441
		compatible = "nvidia,tegra20-emc";
		reg = <0x7000f400 0x200>;
442 443
		#address-cells = <1>;
		#size-cells = <0>;
G
Grant Likely 已提交
444
	};
445 446 447 448

	usb@c5000000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5000000 0x4000>;
449
		interrupts = <0 20 0x04>;
450
		phy_type = "utmi";
451
		nvidia,has-legacy-mode;
452
		clocks = <&tegra_car 22>;
453
		nvidia,needs-double-reset;
454
		nvidia,phy = <&phy1>;
455
		status = "disabled";
456 457
	};

458
	phy1: usb-phy@c5000000 {
459
		compatible = "nvidia,tegra20-usb-phy";
460
		reg = <0xc5000000 0x4000 0xc5000000 0x4000>;
461
		phy_type = "utmi";
462 463 464 465 466
		clocks = <&tegra_car 22>,
			 <&tegra_car 127>,
			 <&tegra_car 106>,
			 <&tegra_car 22>;
		clock-names = "reg", "pll_u", "timer", "utmi-pads";
467
		nvidia,has-legacy-mode;
468 469 470 471 472 473 474 475
		hssync_start_delay = <9>;
		idle_wait_delay = <17>;
		elastic_limit = <16>;
		term_range_adj = <6>;
		xcvr_setup = <9>;
		xcvr_lsfslew = <1>;
		xcvr_lsrslew = <1>;
		status = "disabled";
476 477
	};

478 479 480
	usb@c5004000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5004000 0x4000>;
481
		interrupts = <0 21 0x04>;
482
		phy_type = "ulpi";
483
		clocks = <&tegra_car 58>;
484
		nvidia,phy = <&phy2>;
485
		status = "disabled";
486 487
	};

488
	phy2: usb-phy@c5004000 {
489
		compatible = "nvidia,tegra20-usb-phy";
490
		reg = <0xc5004000 0x4000>;
491
		phy_type = "ulpi";
492 493 494 495 496
		clocks = <&tegra_car 58>,
			 <&tegra_car 127>,
			 <&tegra_car 93>;
		clock-names = "reg", "pll_u", "ulpi-link";
		status = "disabled";
497 498
	};

499 500 501
	usb@c5008000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5008000 0x4000>;
502
		interrupts = <0 97 0x04>;
503
		phy_type = "utmi";
504
		clocks = <&tegra_car 59>;
505
		nvidia,phy = <&phy3>;
506
		status = "disabled";
507
	};
508

509
	phy3: usb-phy@c5008000 {
510
		compatible = "nvidia,tegra20-usb-phy";
511
		reg = <0xc5008000 0x4000 0xc5000000 0x4000>;
512
		phy_type = "utmi";
513 514 515 516 517 518 519 520 521 522 523 524 525
		clocks = <&tegra_car 59>,
			 <&tegra_car 127>,
			 <&tegra_car 106>,
			 <&tegra_car 22>;
		clock-names = "reg", "pll_u", "timer", "utmi-pads";
		hssync_start_delay = <9>;
		idle_wait_delay = <17>;
		elastic_limit = <16>;
		term_range_adj = <6>;
		xcvr_setup = <9>;
		xcvr_lsfslew = <2>;
		xcvr_lsrslew = <2>;
		status = "disabled";
526 527
	};

528 529 530 531
	sdhci@c8000000 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000000 0x200>;
		interrupts = <0 14 0x04>;
532
		clocks = <&tegra_car 14>;
533
		status = "disabled";
534
	};
535

536 537 538 539
	sdhci@c8000200 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000200 0x200>;
		interrupts = <0 15 0x04>;
540
		clocks = <&tegra_car 9>;
541
		status = "disabled";
542
	};
543

544 545 546 547
	sdhci@c8000400 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000400 0x200>;
		interrupts = <0 19 0x04>;
548
		clocks = <&tegra_car 69>;
549
		status = "disabled";
550 551 552 553 554 555
	};

	sdhci@c8000600 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000600 0x200>;
		interrupts = <0 31 0x04>;
556
		clocks = <&tegra_car 15>;
557
		status = "disabled";
558 559
	};

560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <1>;
		};
	};

577 578 579 580
	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupts = <0 56 0x04
			      0 57 0x04>;
581
	};
G
Grant Likely 已提交
582
};