cx23885-dvb.c 18.5 KB
Newer Older
1 2 3
/*
 *  Driver for the Conexant CX23885 PCIe bridge
 *
4
 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/fs.h>
#include <linux/kthread.h>
#include <linux/file.h>
#include <linux/suspend.h>

#include "cx23885.h"
#include <media/v4l2-common.h>

#include "s5h1409.h"
34
#include "s5h1411.h"
35
#include "mt2131.h"
36
#include "tda8290.h"
37
#include "tda18271.h"
38
#include "lgdt330x.h"
39
#include "xc5000.h"
40
#include "tda10048.h"
41
#include "tuner-xc2028.h"
42
#include "tuner-simple.h"
43 44
#include "dib7000p.h"
#include "dibx000_common.h"
45
#include "zl10353.h"
46
#include "cx24116.h"
47

48
static unsigned int debug;
49

50 51 52 53
#define dprintk(level, fmt, arg...)\
	do { if (debug >= level)\
		printk(KERN_DEBUG "%s/0: " fmt, dev->name, ## arg);\
	} while (0)
54 55 56

/* ------------------------------------------------------------------ */

57 58 59 60
static unsigned int alt_tuner;
module_param(alt_tuner, int, 0644);
MODULE_PARM_DESC(alt_tuner, "Enable alternate tuner configuration");

61 62
DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);

63 64
/* ------------------------------------------------------------------ */

65 66 67 68 69 70 71 72 73 74 75 76 77
static int dvb_buf_setup(struct videobuf_queue *q,
			 unsigned int *count, unsigned int *size)
{
	struct cx23885_tsport *port = q->priv_data;

	port->ts_packet_size  = 188 * 4;
	port->ts_packet_count = 32;

	*size  = port->ts_packet_size * port->ts_packet_count;
	*count = 32;
	return 0;
}

78 79
static int dvb_buf_prepare(struct videobuf_queue *q,
			   struct videobuf_buffer *vb, enum v4l2_field field)
80 81
{
	struct cx23885_tsport *port = q->priv_data;
82
	return cx23885_buf_prepare(q, port, (struct cx23885_buffer *)vb, field);
83 84 85 86 87
}

static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
{
	struct cx23885_tsport *port = q->priv_data;
88
	cx23885_buf_queue(port, (struct cx23885_buffer *)vb);
89 90
}

91 92
static void dvb_buf_release(struct videobuf_queue *q,
			    struct videobuf_buffer *vb)
93
{
94
	cx23885_free_buffer(q, (struct cx23885_buffer *)vb);
95 96 97 98 99 100 101 102 103
}

static struct videobuf_queue_ops dvb_qops = {
	.buf_setup    = dvb_buf_setup,
	.buf_prepare  = dvb_buf_prepare,
	.buf_queue    = dvb_buf_queue,
	.buf_release  = dvb_buf_release,
};

104
static struct s5h1409_config hauppauge_generic_config = {
105 106 107
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
108
	.qam_if        = 44000,
109
	.inversion     = S5H1409_INVERSION_OFF,
110 111
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
112 113
};

114 115 116 117 118 119 120
static struct tda10048_config hauppauge_hvr1200_config = {
	.demod_address    = 0x10 >> 1,
	.output_mode      = TDA10048_SERIAL_OUTPUT,
	.fwbulkwritelen   = TDA10048_BULKWRITE_200,
	.inversion        = TDA10048_INVERSION_ON
};

121 122 123 124 125 126
static struct s5h1409_config hauppauge_ezqam_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
	.qam_if        = 4000,
	.inversion     = S5H1409_INVERSION_ON,
127 128
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
129 130
};

131
static struct s5h1409_config hauppauge_hvr1800lp_config = {
132 133 134
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
135
	.qam_if        = 44000,
136
	.inversion     = S5H1409_INVERSION_OFF,
137 138
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
139 140
};

141 142 143 144 145
static struct s5h1409_config hauppauge_hvr1500_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_OFF,
	.inversion     = S5H1409_INVERSION_OFF,
146 147
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
148 149
};

150
static struct mt2131_config hauppauge_generic_tunerconfig = {
151 152 153
	0x61
};

154 155 156 157 158 159
static struct lgdt330x_config fusionhdtv_5_express = {
	.demod_address = 0x0e,
	.demod_chip = LGDT3303,
	.serial_mpeg = 0x40,
};

160 161 162 163 164 165
static struct s5h1409_config hauppauge_hvr1500q_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
	.qam_if        = 44000,
	.inversion     = S5H1409_INVERSION_OFF,
166 167
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
168 169
};

170 171 172 173 174 175 176 177 178 179
static struct s5h1409_config dvico_s5h1409_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
	.qam_if        = 44000,
	.inversion     = S5H1409_INVERSION_OFF,
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
};

180 181 182 183 184 185 186 187 188 189
static struct s5h1411_config dvico_s5h1411_config = {
	.output_mode   = S5H1411_SERIAL_OUTPUT,
	.gpio          = S5H1411_GPIO_ON,
	.qam_if        = S5H1411_IF_44000,
	.vsb_if        = S5H1411_IF_44000,
	.inversion     = S5H1411_INVERSION_OFF,
	.status_mode   = S5H1411_DEMODLOCKING,
	.mpeg_timing   = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
};

190
static struct xc5000_config hauppauge_hvr1500q_tunerconfig = {
191 192
	.i2c_address      = 0x61,
	.if_khz           = 5380,
193 194
};

195 196 197 198 199
static struct xc5000_config dvico_xc5000_tunerconfig = {
	.i2c_address      = 0x64,
	.if_khz           = 5380,
};

200 201 202 203
static struct tda829x_config tda829x_no_probe = {
	.probe_tuner = TDA829X_DONT_PROBE,
};

204
static struct tda18271_std_map hauppauge_tda18271_std_map = {
205 206 207 208
	.atsc_6   = { .if_freq = 5380, .agc_mode = 3, .std = 3,
		      .if_lvl = 6, .rfagc_top = 0x37 },
	.qam_6    = { .if_freq = 4000, .agc_mode = 3, .std = 0,
		      .if_lvl = 6, .rfagc_top = 0x37 },
209 210 211 212 213 214 215
};

static struct tda18271_config hauppauge_tda18271_config = {
	.std_map = &hauppauge_tda18271_std_map,
	.gate    = TDA18271_GATE_ANALOG,
};

216 217 218 219
static struct tda18271_config hauppauge_hvr1200_tuner_config = {
	.gate    = TDA18271_GATE_ANALOG,
};

220
static struct dibx000_agc_config xc3028_agc_config = {
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265
	BAND_VHF | BAND_UHF,	/* band_caps */

	/* P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=0,
	 * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0,
	 * P_agc_inh_dc_rv_est=0, P_agc_time_est=3, P_agc_freeze=0,
	 * P_agc_nb_est=2, P_agc_write=0
	 */
	(0 << 15) | (0 << 14) | (0 << 11) | (0 << 10) | (0 << 9) | (0 << 8) |
		(3 << 5) | (0 << 4) | (2 << 1) | (0 << 0), /* setup */

	712,	/* inv_gain */
	21,	/* time_stabiliz */

	0,	/* alpha_level */
	118,	/* thlock */

	0,	/* wbd_inv */
	2867,	/* wbd_ref */
	0,	/* wbd_sel */
	2,	/* wbd_alpha */

	0,	/* agc1_max */
	0,	/* agc1_min */
	39718,	/* agc2_max */
	9930,	/* agc2_min */
	0,	/* agc1_pt1 */
	0,	/* agc1_pt2 */
	0,	/* agc1_pt3 */
	0,	/* agc1_slope1 */
	0,	/* agc1_slope2 */
	0,	/* agc2_pt1 */
	128,	/* agc2_pt2 */
	29,	/* agc2_slope1 */
	29,	/* agc2_slope2 */

	17,	/* alpha_mant */
	27,	/* alpha_exp */
	23,	/* beta_mant */
	51,	/* beta_exp */

	1,	/* perform_agc_softsplit */
};

/* PLL Configuration for COFDM BW_MHz = 8.000000
 * With external clock = 30.000000 */
266
static struct dibx000_bandwidth_config xc3028_bw_config = {
267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
	60000,	/* internal */
	30000,	/* sampling */
	1,	/* pll_cfg: prediv */
	8,	/* pll_cfg: ratio */
	3,	/* pll_cfg: range */
	1,	/* pll_cfg: reset */
	0,	/* pll_cfg: bypass */
	0,	/* misc: refdiv */
	0,	/* misc: bypclk_div */
	1,	/* misc: IO_CLK_en_core */
	1,	/* misc: ADClkSrc */
	0,	/* misc: modulo */
	(3 << 14) | (1 << 12) | (524 << 0), /* sad_cfg: refsel, sel, freq_15k */
	(1 << 25) | 5816102, /* ifreq = 5.200000 MHz */
	20452225, /* timf */
	30000000  /* xtal_hz */
};

static struct dib7000p_config hauppauge_hvr1400_dib7000_config = {
	.output_mpeg2_in_188_bytes = 1,
	.hostbus_diversity = 1,
	.tuner_is_baseband = 0,
	.update_lna  = NULL,

	.agc_config_count = 1,
	.agc = &xc3028_agc_config,
	.bw  = &xc3028_bw_config,

	.gpio_dir = DIB7000P_GPIO_DEFAULT_DIRECTIONS,
	.gpio_val = DIB7000P_GPIO_DEFAULT_VALUES,
	.gpio_pwm_pos = DIB7000P_GPIO_DEFAULT_PWM_POS,

	.pwm_freq_div = 0,
	.agc_control  = NULL,
	.spur_protect = 0,

	.output_mode = OUTMODE_MPEG2_SERIAL,
};

306 307 308 309 310 311
static struct zl10353_config dvico_fusionhdtv_xc3028 = {
	.demod_address = 0x0f,
	.if2           = 45600,
	.no_tuner      = 1,
};

312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329
static int tbs_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage)
{
	struct cx23885_tsport *port = fe->dvb->priv;
	struct cx23885_dev *dev = port->dev;

	if (voltage == SEC_VOLTAGE_18)
		cx_write(MC417_RWD, 0x00001e00);/* GPIO-13 high */
	else if (voltage == SEC_VOLTAGE_13)
		cx_write(MC417_RWD, 0x00001a00);/* GPIO-13 low */
	else
		cx_write(MC417_RWD, 0x00001800);/* GPIO-12 low */
	return 0;
}

static struct cx24116_config tbs_cx24116_config = {
	.demod_address = 0x05,
};

330 331 332
static int dvb_register(struct cx23885_tsport *port)
{
	struct cx23885_dev *dev = port->dev;
333
	struct cx23885_i2c *i2c_bus = NULL;
334 335
	struct videobuf_dvb_frontend *fe0;

336
	/* Get the first frontend */
337
	fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
338 339
	if (!fe0)
		return -EINVAL;
340 341

	/* init struct videobuf_dvb */
342
	fe0->dvb.name = dev->name;
343 344 345

	/* init frontend */
	switch (dev->board) {
346
	case CX23885_BOARD_HAUPPAUGE_HVR1250:
347
		i2c_bus = &dev->i2c_bus[0];
348
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
349
						&hauppauge_generic_config,
350
						&i2c_bus->i2c_adap);
351 352
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(mt2131_attach, fe0->dvb.frontend,
353
				   &i2c_bus->i2c_adap,
354
				   &hauppauge_generic_tunerconfig, 0);
355 356
		}
		break;
357 358
	case CX23885_BOARD_HAUPPAUGE_HVR1800:
		i2c_bus = &dev->i2c_bus[0];
359
		switch (alt_tuner) {
360
		case 1:
361
			fe0->dvb.frontend =
362 363 364
				dvb_attach(s5h1409_attach,
					   &hauppauge_ezqam_config,
					   &i2c_bus->i2c_adap);
365 366
			if (fe0->dvb.frontend != NULL) {
				dvb_attach(tda829x_attach, fe0->dvb.frontend,
367
					   &dev->i2c_bus[1].i2c_adap, 0x42,
368
					   &tda829x_no_probe);
369
				dvb_attach(tda18271_attach, fe0->dvb.frontend,
370
					   0x60, &dev->i2c_bus[1].i2c_adap,
371
					   &hauppauge_tda18271_config);
372 373 374 375
			}
			break;
		case 0:
		default:
376
			fe0->dvb.frontend =
377 378 379
				dvb_attach(s5h1409_attach,
					   &hauppauge_generic_config,
					   &i2c_bus->i2c_adap);
380 381
			if (fe0->dvb.frontend != NULL)
				dvb_attach(mt2131_attach, fe0->dvb.frontend,
382 383 384 385 386
					   &i2c_bus->i2c_adap,
					   &hauppauge_generic_tunerconfig, 0);
			break;
		}
		break;
387
	case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
388
		i2c_bus = &dev->i2c_bus[0];
389
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
390
						&hauppauge_hvr1800lp_config,
391
						&i2c_bus->i2c_adap);
392 393
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(mt2131_attach, fe0->dvb.frontend,
394
				   &i2c_bus->i2c_adap,
395 396 397
				   &hauppauge_generic_tunerconfig, 0);
		}
		break;
398
	case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
399
		i2c_bus = &dev->i2c_bus[0];
400
		fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
401
						&fusionhdtv_5_express,
402
						&i2c_bus->i2c_adap);
403 404
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
405 406
				   &i2c_bus->i2c_adap, 0x61,
				   TUNER_LG_TDVS_H06XF);
407 408
		}
		break;
409 410
	case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
		i2c_bus = &dev->i2c_bus[1];
411
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
412 413
						&hauppauge_hvr1500q_config,
						&dev->i2c_bus[0].i2c_adap);
414 415
		if (fe0->dvb.frontend != NULL)
			dvb_attach(xc5000_attach, fe0->dvb.frontend,
416 417
				   &i2c_bus->i2c_adap,
				   &hauppauge_hvr1500q_tunerconfig);
418
		break;
419 420
	case CX23885_BOARD_HAUPPAUGE_HVR1500:
		i2c_bus = &dev->i2c_bus[1];
421
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
422 423
						&hauppauge_hvr1500_config,
						&dev->i2c_bus[0].i2c_adap);
424
		if (fe0->dvb.frontend != NULL) {
425 426 427 428 429 430
			struct dvb_frontend *fe;
			struct xc2028_config cfg = {
				.i2c_adap  = &i2c_bus->i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
431
				.fname       = XC2028_DEFAULT_FIRMWARE,
432
				.max_len     = 64,
433
				.scode_table = XC3028_FE_OREN538,
434 435 436
			};

			fe = dvb_attach(xc2028_attach,
437
					fe0->dvb.frontend, &cfg);
438 439 440 441
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
442
	case CX23885_BOARD_HAUPPAUGE_HVR1200:
443
	case CX23885_BOARD_HAUPPAUGE_HVR1700:
444
		i2c_bus = &dev->i2c_bus[0];
445
		fe0->dvb.frontend = dvb_attach(tda10048_attach,
446 447
			&hauppauge_hvr1200_config,
			&i2c_bus->i2c_adap);
448 449
		if (fe0->dvb.frontend != NULL) {
			dvb_attach(tda829x_attach, fe0->dvb.frontend,
450 451
				&dev->i2c_bus[1].i2c_adap, 0x42,
				&tda829x_no_probe);
452
			dvb_attach(tda18271_attach, fe0->dvb.frontend,
453 454 455 456
				0x60, &dev->i2c_bus[1].i2c_adap,
				&hauppauge_hvr1200_tuner_config);
		}
		break;
457 458
	case CX23885_BOARD_HAUPPAUGE_HVR1400:
		i2c_bus = &dev->i2c_bus[0];
459
		fe0->dvb.frontend = dvb_attach(dib7000p_attach,
460 461
			&i2c_bus->i2c_adap,
			0x12, &hauppauge_hvr1400_dib7000_config);
462
		if (fe0->dvb.frontend != NULL) {
463 464 465 466 467 468
			struct dvb_frontend *fe;
			struct xc2028_config cfg = {
				.i2c_adap  = &dev->i2c_bus[1].i2c_adap,
				.i2c_addr  = 0x64,
			};
			static struct xc2028_ctrl ctl = {
469
				.fname   = XC3028L_DEFAULT_FIRMWARE,
470 471
				.max_len = 64,
				.demod   = 5000,
472 473
				/* This is true for all demods with
					v36 firmware? */
474
				.type    = XC2028_D2633,
475 476 477
			};

			fe = dvb_attach(xc2028_attach,
478
					fe0->dvb.frontend, &cfg);
479 480 481 482
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
483 484 485
	case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
		i2c_bus = &dev->i2c_bus[port->nr - 1];

486
		fe0->dvb.frontend = dvb_attach(s5h1409_attach,
487 488
						&dvico_s5h1409_config,
						&i2c_bus->i2c_adap);
489 490
		if (fe0->dvb.frontend == NULL)
			fe0->dvb.frontend = dvb_attach(s5h1411_attach,
491 492
							&dvico_s5h1411_config,
							&i2c_bus->i2c_adap);
493 494
		if (fe0->dvb.frontend != NULL)
			dvb_attach(xc5000_attach, fe0->dvb.frontend,
495 496
				   &i2c_bus->i2c_adap,
				   &dvico_xc5000_tunerconfig);
497
		break;
498 499 500
	case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP: {
		i2c_bus = &dev->i2c_bus[port->nr - 1];

501
		fe0->dvb.frontend = dvb_attach(zl10353_attach,
502 503
					       &dvico_fusionhdtv_xc3028,
					       &i2c_bus->i2c_adap);
504
		if (fe0->dvb.frontend != NULL) {
505 506 507 508 509 510
			struct dvb_frontend      *fe;
			struct xc2028_config	  cfg = {
				.i2c_adap  = &i2c_bus->i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
511
				.fname       = XC2028_DEFAULT_FIRMWARE,
512 513 514 515
				.max_len     = 64,
				.demod       = XC3028_FE_ZARLINK456,
			};

516
			fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
517 518 519 520 521 522
					&cfg);
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
		break;
	}
523
	case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
524
	case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
525 526
		i2c_bus = &dev->i2c_bus[0];

527
		fe0->dvb.frontend = dvb_attach(zl10353_attach,
528 529
			&dvico_fusionhdtv_xc3028,
			&i2c_bus->i2c_adap);
530
		if (fe0->dvb.frontend != NULL) {
531 532 533 534 535 536
			struct dvb_frontend      *fe;
			struct xc2028_config	  cfg = {
				.i2c_adap  = &dev->i2c_bus[1].i2c_adap,
				.i2c_addr  = 0x61,
			};
			static struct xc2028_ctrl ctl = {
537
				.fname       = XC2028_DEFAULT_FIRMWARE,
538 539 540 541
				.max_len     = 64,
				.demod       = XC3028_FE_ZARLINK456,
			};

542
			fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
543 544 545 546
				&cfg);
			if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
				fe->ops.tuner_ops.set_config(fe, &ctl);
		}
547 548 549 550 551 552 553 554 555 556
		break;
	case CX23885_BOARD_TBS_6920:
		i2c_bus = &dev->i2c_bus[0];

		fe0->dvb.frontend = dvb_attach(cx24116_attach,
			&tbs_cx24116_config,
			&i2c_bus->i2c_adap);
		if (fe0->dvb.frontend != NULL)
			fe0->dvb.frontend->ops.set_voltage = tbs_set_voltage;

557
		break;
558
	default:
559 560
		printk(KERN_INFO "%s: The frontend of your DVB/ATSC card "
			" isn't supported yet\n",
561 562 563
		       dev->name);
		break;
	}
564
	if (NULL == fe0->dvb.frontend) {
565 566
		printk(KERN_ERR "%s: frontend initialization failed\n",
			dev->name);
567 568
		return -1;
	}
569
	/* define general-purpose callback pointer */
570
	fe0->dvb.frontend->callback = cx23885_tuner_callback;
571 572

	/* Put the analog decoder in standby to keep it quiet */
573
	cx23885_call_i2c_clients(i2c_bus, TUNER_SET_STANDBY, NULL);
574

575 576
	if (fe0->dvb.frontend->ops.analog_ops.standby)
		fe0->dvb.frontend->ops.analog_ops.standby(fe0->dvb.frontend);
577

578
	/* register everything */
579
	return videobuf_dvb_register_bus(&port->frontends, THIS_MODULE, port,
580
		&dev->pci->dev, adapter_nr, 0);
581

582 583 584 585
}

int cx23885_dvb_register(struct cx23885_tsport *port)
{
586 587

	struct videobuf_dvb_frontend *fe0;
588
	struct cx23885_dev *dev = port->dev;
589 590 591 592 593 594 595 596 597 598 599 600 601
	int err, i;

	/* Here we need to allocate the correct number of frontends,
	 * as reflected in the cards struct. The reality is that currrently
	 * no cx23885 boards support this - yet. But, if we don't modify this
	 * code then the second frontend would never be allocated (later)
	 * and fail with error before the attach in dvb_register().
	 * Without these changes we risk an OOPS later. The changes here
	 * are for safety, and should provide a good foundation for the
	 * future addition of any multi-frontend cx23885 based boards.
	 */
	printk(KERN_INFO "%s() allocating %d frontend(s)\n", __func__,
		port->num_frontends);
602

603
	for (i = 1; i <= port->num_frontends; i++) {
604
		if (videobuf_dvb_alloc_frontend(
605
			&port->frontends, i) == NULL) {
606 607 608 609 610 611 612
			printk(KERN_ERR "%s() failed to alloc\n", __func__);
			return -ENOMEM;
		}

		fe0 = videobuf_dvb_get_frontend(&port->frontends, i);
		if (!fe0)
			err = -EINVAL;
613

614
		dprintk(1, "%s\n", __func__);
615
		dprintk(1, " ->probed by Card=%d Name=%s, PCI %02x:%02x\n",
616 617 618 619
			dev->board,
			dev->name,
			dev->pci_bus,
			dev->pci_slot);
620

621
		err = -ENODEV;
622

623 624
		/* dvb stuff */
		/* We have to init the queue for each frontend on a port. */
625 626 627
		printk(KERN_INFO "%s: cx23885 based dvb card\n", dev->name);
		videobuf_queue_sg_init(&fe0->dvb.dvbq, &dvb_qops,
			    &dev->pci->dev, &port->slock,
628 629
			    V4L2_BUF_TYPE_VIDEO_CAPTURE, V4L2_FIELD_TOP,
			    sizeof(struct cx23885_buffer), port);
630
	}
631 632
	err = dvb_register(port);
	if (err != 0)
633 634
		printk(KERN_ERR "%s() dvb_register failed err = %d\n",
			__func__, err);
635 636 637 638 639 640

	return err;
}

int cx23885_dvb_unregister(struct cx23885_tsport *port)
{
641 642
	struct videobuf_dvb_frontend *fe0;

643 644 645 646 647 648 649
	/* FIXME: in an error condition where the we have
	 * an expected number of frontends (attach problem)
	 * then this might not clean up correctly, if 1
	 * is invalid.
	 * This comment only applies to future boards IF they
	 * implement MFE support.
	 */
650
	fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
651
	if (fe0->dvb.frontend)
652
		videobuf_dvb_unregister_bus(&port->frontends);
653 654 655

	return 0;
}
656