armada-xp-mv78460.dtsi 7.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * Device Tree Include file for Marvell Armada XP family SoC
 *
 * Copyright (C) 2012 Marvell
 *
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 *
 * Contains definitions specific to the Armada XP MV78460 SoC that are not
 * common to all Armada XP SoCs.
 */

/include/ "armada-xp.dtsi"

/ {
	model = "Marvell Armada XP MV78460 SoC";
	compatible = "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp";

22 23 24 25 26 27
	aliases {
		gpio0 = &gpio0;
		gpio1 = &gpio1;
		gpio2 = &gpio2;
	};

28 29

	cpus {
30 31
		#address-cells = <1>;
		#size-cells = <0>;
32

33 34 35 36 37 38
		cpu@0 {
			device_type = "cpu";
			compatible = "marvell,sheeva-v7";
			reg = <0>;
			clocks = <&cpuclk 0>;
		};
39

40 41 42 43 44 45
		cpu@1 {
			device_type = "cpu";
			compatible = "marvell,sheeva-v7";
			reg = <1>;
			clocks = <&cpuclk 1>;
		};
46

47 48 49 50 51 52
		cpu@2 {
			device_type = "cpu";
			compatible = "marvell,sheeva-v7";
			reg = <2>;
			clocks = <&cpuclk 2>;
		};
53

54 55 56 57 58 59
		cpu@3 {
			device_type = "cpu";
			compatible = "marvell,sheeva-v7";
			reg = <3>;
			clocks = <&cpuclk 3>;
		};
60 61
	};

62
	soc {
63 64 65 66
		internal-regs {
			pinctrl {
				compatible = "marvell,mv78460-pinctrl";
				reg = <0x18000 0x38>;
67

68 69 70 71 72
				sdio_pins: sdio-pins {
					marvell,pins = "mpp30", "mpp31", "mpp32",
						       "mpp33", "mpp34", "mpp35";
					marvell,function = "sd0";
				};
73
			};
74

75 76 77 78 79 80 81 82 83 84
			gpio0: gpio@18100 {
				compatible = "marvell,orion-gpio";
				reg = <0x18100 0x40>;
				ngpios = <32>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupts-cells = <2>;
				interrupts = <82>, <83>, <84>, <85>;
			};
85

86 87 88 89 90 91 92 93 94 95
			gpio1: gpio@18140 {
				compatible = "marvell,orion-gpio";
				reg = <0x18140 0x40>;
				ngpios = <32>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupts-cells = <2>;
				interrupts = <87>, <88>, <89>, <90>;
			};
96

97 98 99 100 101 102 103 104 105 106
			gpio2: gpio@18180 {
				compatible = "marvell,orion-gpio";
				reg = <0x18180 0x40>;
				ngpios = <3>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupts-cells = <2>;
				interrupts = <91>;
			};
107

108
			ethernet@34000 {
109
				compatible = "marvell,armada-370-neta";
110
				reg = <0x34000 0x2500>;
111 112 113
				interrupts = <14>;
				clocks = <&gateclk 1>;
				status = "disabled";
114
			};
115

116 117 118 119 120 121 122 123 124
			/*
			 * MV78460 has 4 PCIe units Gen2.0: Two units can be
			 * configured as x4 or quad x1 lanes. Two units are
			 * x4/x1.
			 */
			pcie-controller {
				compatible = "marvell,armada-xp-pcie";
				status = "disabled";
				device_type = "pci";
125

126 127
				#address-cells = <3>;
				#size-cells = <2>;
128

129
				bus-range = <0x00 0xff>;
130

131 132 133 134 135 136 137 138 139 140 141 142
				ranges = <0x82000000 0 0x40000 0x40000 0 0x00002000   /* Port 0.0 registers */
					0x82000000 0 0x42000 0x42000 0 0x00002000   /* Port 2.0 registers */
					0x82000000 0 0x44000 0x44000 0 0x00002000   /* Port 0.1 registers */
					0x82000000 0 0x48000 0x48000 0 0x00002000   /* Port 0.2 registers */
					0x82000000 0 0x4c000 0x4c000 0 0x00002000   /* Port 0.3 registers */
					0x82000000 0 0x80000 0x80000 0 0x00002000   /* Port 1.0 registers */
					0x82000000 0 0x82000 0x82000 0 0x00002000   /* Port 3.0 registers */
					0x82000000 0 0x84000 0x84000 0 0x00002000   /* Port 1.1 registers */
					0x82000000 0 0x88000 0x88000 0 0x00002000   /* Port 1.2 registers */
					0x82000000 0 0x8c000 0x8c000 0 0x00002000   /* Port 1.3 registers */
					0x82000000 0 0xe0000000 0xe0000000 0 0x08000000   /* non-prefetchable memory */
					0x81000000 0 0	  0xe8000000 0 0x00100000>; /* downstream I/O */
143

144 145 146 147 148 149 150 151 152 153 154 155 156 157 158
				pcie@1,0 {
					device_type = "pci";
					assigned-addresses = <0x82000800 0 0x40000 0 0x2000>;
					reg = <0x0800 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 58>;
					marvell,pcie-port = <0>;
					marvell,pcie-lane = <0>;
					clocks = <&gateclk 5>;
					status = "disabled";
				};
159

160 161 162 163 164 165 166 167 168 169 170 171 172 173 174
				pcie@2,0 {
					device_type = "pci";
					assigned-addresses = <0x82001000 0 0x44000 0 0x2000>;
					reg = <0x1000 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 59>;
					marvell,pcie-port = <0>;
					marvell,pcie-lane = <1>;
					clocks = <&gateclk 6>;
					status = "disabled";
				};
175

176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
				pcie@3,0 {
					device_type = "pci";
					assigned-addresses = <0x82001800 0 0x48000 0 0x2000>;
					reg = <0x1800 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 60>;
					marvell,pcie-port = <0>;
					marvell,pcie-lane = <2>;
					clocks = <&gateclk 7>;
					status = "disabled";
				};
191

192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
				pcie@4,0 {
					device_type = "pci";
					assigned-addresses = <0x82002000 0 0x4c000 0 0x2000>;
					reg = <0x2000 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 61>;
					marvell,pcie-port = <0>;
					marvell,pcie-lane = <3>;
					clocks = <&gateclk 8>;
					status = "disabled";
				};
207

208 209 210 211 212 213 214 215 216 217 218 219 220 221 222
				pcie@5,0 {
					device_type = "pci";
					assigned-addresses = <0x82002800 0 0x80000 0 0x2000>;
					reg = <0x2800 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 62>;
					marvell,pcie-port = <1>;
					marvell,pcie-lane = <0>;
					clocks = <&gateclk 9>;
					status = "disabled";
				};
223

224 225 226 227 228 229 230 231 232 233 234 235 236 237 238
				pcie@6,0 {
					device_type = "pci";
					assigned-addresses = <0x82003000 0 0x84000 0 0x2000>;
					reg = <0x3000 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 63>;
					marvell,pcie-port = <1>;
					marvell,pcie-lane = <1>;
					clocks = <&gateclk 10>;
					status = "disabled";
				};
239

240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
				pcie@7,0 {
					device_type = "pci";
					assigned-addresses = <0x82003800 0 0x88000 0 0x2000>;
					reg = <0x3800 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 64>;
					marvell,pcie-port = <1>;
					marvell,pcie-lane = <2>;
					clocks = <&gateclk 11>;
					status = "disabled";
				};
255

256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285
				pcie@8,0 {
					device_type = "pci";
					assigned-addresses = <0x82004000 0 0x8c000 0 0x2000>;
					reg = <0x4000 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 65>;
					marvell,pcie-port = <1>;
					marvell,pcie-lane = <3>;
					clocks = <&gateclk 12>;
					status = "disabled";
				};
				pcie@9,0 {
					device_type = "pci";
					assigned-addresses = <0x82004800 0 0x42000 0 0x2000>;
					reg = <0x4800 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 99>;
					marvell,pcie-port = <2>;
					marvell,pcie-lane = <0>;
					clocks = <&gateclk 26>;
					status = "disabled";
				};
286

287 288 289 290 291 292 293 294 295 296 297 298 299 300 301
				pcie@10,0 {
					device_type = "pci";
					assigned-addresses = <0x82005000 0 0x82000 0 0x2000>;
					reg = <0x5000 0 0 0 0>;
					#address-cells = <3>;
					#size-cells = <2>;
					#interrupt-cells = <1>;
					ranges;
					interrupt-map-mask = <0 0 0 0>;
					interrupt-map = <0 0 0 0 &mpic 103>;
					marvell,pcie-port = <3>;
					marvell,pcie-lane = <0>;
					clocks = <&gateclk 27>;
					status = "disabled";
				};
302 303
			};
		};
304
	};
305
};