arm_vgic.h 8.4 KB
Newer Older
1
/*
2
 * Copyright (C) 2015, 2016 ARM Ltd.
3 4 5 6 7 8 9 10 11 12 13
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
14
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
15
 */
16 17
#ifndef __KVM_ARM_VGIC_H
#define __KVM_ARM_VGIC_H
18

19 20 21 22 23
#include <linux/kernel.h>
#include <linux/kvm.h>
#include <linux/irqreturn.h>
#include <linux/spinlock.h>
#include <linux/types.h>
24
#include <kvm/iodev.h>
25
#include <linux/list.h>
26

27 28 29
#define VGIC_V3_MAX_CPUS	255
#define VGIC_V2_MAX_CPUS	8
#define VGIC_NR_IRQS_LEGACY     256
30 31 32
#define VGIC_NR_SGIS		16
#define VGIC_NR_PPIS		16
#define VGIC_NR_PRIVATE_IRQS	(VGIC_NR_SGIS + VGIC_NR_PPIS)
33 34 35 36
#define VGIC_MAX_PRIVATE	(VGIC_NR_PRIVATE_IRQS - 1)
#define VGIC_MAX_SPI		1019
#define VGIC_MAX_RESERVED	1023
#define VGIC_MIN_LPI		8192
37
#define KVM_IRQCHIP_NUM_PINS	(1020 - 32)
38

39 40 41 42
enum vgic_type {
	VGIC_V2,		/* Good ol' GICv2 */
	VGIC_V3,		/* New fancy GICv3 */
};
43

44 45 46 47
/* same for all guests, as depending only on the _host's_ GIC model */
struct vgic_global {
	/* type of the host GIC */
	enum vgic_type		type;
48

49 50
	/* Physical address of vgic virtual cpu interface */
	phys_addr_t		vcpu_base;
51

52 53
	/* virtual control interface mapping */
	void __iomem		*vctrl_base;
54

55 56
	/* Number of implemented list registers */
	int			nr_lr;
57

58 59
	/* Maintenance IRQ number */
	unsigned int		maint_irq;
60

61 62
	/* maximum number of VCPUs allowed (GICv2 limits us to 8) */
	int			max_gic_vcpus;
63

64 65
	/* Only needed for the legacy KVM_CREATE_IRQCHIP */
	bool			can_emulate_gicv2;
66 67
};

68
extern struct vgic_global kvm_vgic_global_state;
69

70 71 72
#define VGIC_V2_MAX_LRS		(1 << 6)
#define VGIC_V3_MAX_LRS		16
#define VGIC_V3_LR_INDEX(lr)	(VGIC_V3_MAX_LRS - 1 - lr)
73

74 75 76
enum vgic_irq_config {
	VGIC_CONFIG_EDGE = 0,
	VGIC_CONFIG_LEVEL
77 78
};

79 80
struct vgic_irq {
	spinlock_t irq_lock;		/* Protects the content of the struct */
81
	struct list_head lpi_list;	/* Used to link all LPIs together */
82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101
	struct list_head ap_list;

	struct kvm_vcpu *vcpu;		/* SGIs and PPIs: The VCPU
					 * SPIs and LPIs: The VCPU whose ap_list
					 * this is queued on.
					 */

	struct kvm_vcpu *target_vcpu;	/* The VCPU that this interrupt should
					 * be sent to, as a result of the
					 * targets reg (v2) or the
					 * affinity reg (v3).
					 */

	u32 intid;			/* Guest visible INTID */
	bool pending;
	bool line_level;		/* Level only */
	bool soft_pending;		/* Level only */
	bool active;			/* not used for LPIs */
	bool enabled;
	bool hw;			/* Tied to HW IRQ */
102
	struct kref refcount;		/* Used for LPIs */
103 104 105 106 107 108 109 110
	u32 hwintid;			/* HW INTID number */
	union {
		u8 targets;			/* GICv2 target VCPUs mask */
		u32 mpidr;			/* GICv3 target VCPU */
	};
	u8 source;			/* GICv2 SGIs only */
	u8 priority;
	enum vgic_irq_config config;	/* Level or edge */
111 112
};

113
struct vgic_register_region;
114 115 116 117 118 119 120 121
struct vgic_its;

enum iodev_type {
	IODEV_CPUIF,
	IODEV_DIST,
	IODEV_REDIST,
	IODEV_ITS
};
122

123
struct vgic_io_device {
124
	gpa_t base_addr;
125 126 127 128
	union {
		struct kvm_vcpu *redist_vcpu;
		struct vgic_its *its;
	};
129
	const struct vgic_register_region *regions;
130
	enum iodev_type iodev_type;
131
	int nr_regions;
132 133 134
	struct kvm_io_device dev;
};

135 136 137 138 139
struct vgic_its {
	/* The base address of the ITS control register frame */
	gpa_t			vgic_its_base;

	bool			enabled;
140
	bool			initialized;
141
	struct vgic_io_device	iodev;
142
	struct kvm_device	*dev;
143 144 145 146 147 148 149 150 151 152 153 154 155 156 157

	/* These registers correspond to GITS_BASER{0,1} */
	u64			baser_device_table;
	u64			baser_coll_table;

	/* Protects the command queue */
	struct mutex		cmd_lock;
	u64			cbaser;
	u32			creadr;
	u32			cwriter;

	/* Protects the device and collection lists */
	struct mutex		its_lock;
	struct list_head	device_list;
	struct list_head	collection_list;
158 159
};

160
struct vgic_dist {
161
	bool			in_kernel;
162
	bool			ready;
163
	bool			initialized;
164

165 166 167
	/* vGIC model the kernel emulates for the guest (GICv2 or GICv3) */
	u32			vgic_model;

168 169 170
	/* Do injected MSIs require an additional device ID? */
	bool			msis_require_devid;

171
	int			nr_spis;
172

173
	/* TODO: Consider moving to global state */
174 175 176
	/* Virtual control interface mapping */
	void __iomem		*vctrl_base;

177 178
	/* base addresses in guest physical address space: */
	gpa_t			vgic_dist_base;		/* distributor */
179
	union {
180 181 182 183
		/* either a GICv2 CPU interface */
		gpa_t			vgic_cpu_base;
		/* or a number of GICv3 redistributor regions */
		gpa_t			vgic_redist_base;
184
	};
185

186 187
	/* distributor enabled */
	bool			enabled;
188

189
	struct vgic_irq		*spis;
190

191
	struct vgic_io_device	dist_iodev;
192

193 194
	bool			has_its;

195 196 197 198 199 200 201
	/*
	 * Contains the attributes and gpa of the LPI configuration table.
	 * Since we report GICR_TYPER.CommonLPIAff as 0b00, we can share
	 * one address across all redistributors.
	 * GICv3 spec: 6.1.2 "LPI Configuration tables"
	 */
	u64			propbaser;
202 203 204 205 206

	/* Protects the lpi_list and the count value below. */
	spinlock_t		lpi_list_lock;
	struct list_head	lpi_list_head;
	int			lpi_list_count;
207 208
};

209 210 211 212
struct vgic_v2_cpu_if {
	u32		vgic_hcr;
	u32		vgic_vmcr;
	u32		vgic_misr;	/* Saved only */
213 214
	u64		vgic_eisr;	/* Saved only */
	u64		vgic_elrsr;	/* Saved only */
215
	u32		vgic_apr;
216
	u32		vgic_lr[VGIC_V2_MAX_LRS];
217 218
};

219
struct vgic_v3_cpu_if {
220
#ifdef CONFIG_KVM_ARM_VGIC_V3
221 222
	u32		vgic_hcr;
	u32		vgic_vmcr;
223
	u32		vgic_sre;	/* Restored only, change ignored */
224 225 226 227 228 229 230 231 232
	u32		vgic_misr;	/* Saved only */
	u32		vgic_eisr;	/* Saved only */
	u32		vgic_elrsr;	/* Saved only */
	u32		vgic_ap0r[4];
	u32		vgic_ap1r[4];
	u64		vgic_lr[VGIC_V3_MAX_LRS];
#endif
};

233
struct vgic_cpu {
234
	/* CPU vif control registers for world switch */
235 236
	union {
		struct vgic_v2_cpu_if	vgic_v2;
237
		struct vgic_v3_cpu_if	vgic_v3;
238
	};
239

240 241
	unsigned int used_lrs;
	struct vgic_irq private_irqs[VGIC_NR_PRIVATE_IRQS];
242

243
	spinlock_t ap_list_lock;	/* Protects the ap_list */
244

245 246 247 248 249 250 251
	/*
	 * List of IRQs that this VCPU should consider because they are either
	 * Active or Pending (hence the name; AP list), or because they recently
	 * were one of the two and need to be migrated off this list to another
	 * VCPU.
	 */
	struct list_head ap_list_head;
252

253
	u64 live_lrs;
254 255 256 257 258 259 260

	/*
	 * Members below are used with GICv3 emulation only and represent
	 * parts of the redistributor.
	 */
	struct vgic_io_device	rd_iodev;
	struct vgic_io_device	sgi_iodev;
261 262 263 264 265

	/* Contains the attributes and gpa of the LPI pending tables. */
	u64 pendbaser;

	bool lpis_enabled;
266
};
267

268
int kvm_vgic_addr(struct kvm *kvm, unsigned long type, u64 *addr, bool write);
269
void kvm_vgic_early_init(struct kvm *kvm);
270
int kvm_vgic_create(struct kvm *kvm, u32 type);
271
void kvm_vgic_destroy(struct kvm *kvm);
272
void kvm_vgic_vcpu_early_init(struct kvm_vcpu *vcpu);
273
void kvm_vgic_vcpu_destroy(struct kvm_vcpu *vcpu);
274 275 276 277
int kvm_vgic_map_resources(struct kvm *kvm);
int kvm_vgic_hyp_init(void);

int kvm_vgic_inject_irq(struct kvm *kvm, int cpuid, unsigned int intid,
278
			bool level);
279 280 281
int kvm_vgic_inject_mapped_irq(struct kvm *kvm, int cpuid, unsigned int intid,
			       bool level);
int kvm_vgic_map_phys_irq(struct kvm_vcpu *vcpu, u32 virt_irq, u32 phys_irq);
282
int kvm_vgic_unmap_phys_irq(struct kvm_vcpu *vcpu, unsigned int virt_irq);
283
bool kvm_vgic_map_is_active(struct kvm_vcpu *vcpu, unsigned int virt_irq);
284

285 286
int kvm_vgic_vcpu_pending_irq(struct kvm_vcpu *vcpu);

287
#define irqchip_in_kernel(k)	(!!((k)->arch.vgic.in_kernel))
288
#define vgic_initialized(k)	((k)->arch.vgic.initialized)
289
#define vgic_ready(k)		((k)->arch.vgic.ready)
290
#define vgic_valid_spi(k, i)	(((i) >= VGIC_NR_PRIVATE_IRQS) && \
291 292 293 294 295
			((i) < (k)->arch.vgic.nr_spis + VGIC_NR_PRIVATE_IRQS))

bool kvm_vcpu_has_pending_irqs(struct kvm_vcpu *vcpu);
void kvm_vgic_sync_hwstate(struct kvm_vcpu *vcpu);
void kvm_vgic_flush_hwstate(struct kvm_vcpu *vcpu);
296

297
#ifdef CONFIG_KVM_ARM_VGIC_V3
298
void vgic_v3_dispatch_sgi(struct kvm_vcpu *vcpu, u64 reg);
299
#else
300
static inline void vgic_v3_dispatch_sgi(struct kvm_vcpu *vcpu, u64 reg)
301 302 303
{
}
#endif
304

305 306 307 308 309 310 311 312 313 314 315
/**
 * kvm_vgic_get_max_vcpus - Get the maximum number of VCPUs allowed by HW
 *
 * The host's GIC naturally limits the maximum amount of VCPUs a guest
 * can use.
 */
static inline int kvm_vgic_get_max_vcpus(void)
{
	return kvm_vgic_global_state.max_gic_vcpus;
}

316 317
int kvm_send_userspace_msi(struct kvm *kvm, struct kvm_msi *msi);

318 319 320 321 322 323
/**
 * kvm_vgic_setup_default_irq_routing:
 * Setup a default flat gsi routing table mapping all SPIs
 */
int kvm_vgic_setup_default_irq_routing(struct kvm *kvm);

324
#endif /* __KVM_ARM_VGIC_H */