r8a7791.dtsi 4.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11
/*
 * Device Tree Source for the r8a7791 SoC
 *
 * Copyright (C) 2013 Renesas Electronics Corporation
 * Copyright (C) 2013 Renesas Solutions Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

12 13 14
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
/ {
	compatible = "renesas,r8a7791";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0>;
			clock-frequency = <1300000000>;
		};
31 32 33 34 35 36 37

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <1>;
			clock-frequency = <1300000000>;
		};
38 39 40 41 42 43 44 45 46 47 48
	};

	gic: interrupt-controller@f1001000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0 0xf1001000 0 0x1000>,
			<0 0xf1002000 0 0x1000>,
			<0 0xf1004000 0 0x2000>,
			<0 0xf1006000 0 0x2000>;
49
		interrupts = <1 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
50
	};
51

52
	gpio0: gpio@e6050000 {
53
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
54
		reg = <0 0xe6050000 0 0x50>;
55
		interrupt-parent = <&gic>;
56
		interrupts = <0 4 IRQ_TYPE_LEVEL_HIGH>;
57 58 59 60 61 62 63
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 0 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

64
	gpio1: gpio@e6051000 {
65
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
66
		reg = <0 0xe6051000 0 0x50>;
67
		interrupt-parent = <&gic>;
68
		interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
69 70 71 72 73 74 75
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 32 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

76
	gpio2: gpio@e6052000 {
77
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
78
		reg = <0 0xe6052000 0 0x50>;
79
		interrupt-parent = <&gic>;
80
		interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
81 82 83 84 85 86 87
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 64 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

88
	gpio3: gpio@e6053000 {
89
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
90
		reg = <0 0xe6053000 0 0x50>;
91
		interrupt-parent = <&gic>;
92
		interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
93 94 95 96 97 98 99
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 96 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

100
	gpio4: gpio@e6054000 {
101
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
102
		reg = <0 0xe6054000 0 0x50>;
103
		interrupt-parent = <&gic>;
104
		interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
105 106 107 108 109 110 111
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 128 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

112
	gpio5: gpio@e6055000 {
113
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
114
		reg = <0 0xe6055000 0 0x50>;
115
		interrupt-parent = <&gic>;
116
		interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
117 118 119 120 121 122 123
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 160 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

124
	gpio6: gpio@e6055400 {
125
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
126
		reg = <0 0xe6055400 0 0x50>;
127
		interrupt-parent = <&gic>;
128
		interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
129 130 131 132 133 134 135
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 192 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

136
	gpio7: gpio@e6055800 {
137
		compatible = "renesas,gpio-r8a7791", "renesas,gpio-rcar";
138
		reg = <0 0xe6055800 0 0x50>;
139
		interrupt-parent = <&gic>;
140
		interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
141 142 143 144 145 146 147
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 224 26>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

148 149 150 151 152 153 154
	thermal@e61f0000 {
		compatible = "renesas,thermal-r8a7791", "renesas,rcar-thermal";
		reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>;
		interrupt-parent = <&gic>;
		interrupts = <0 69 IRQ_TYPE_LEVEL_HIGH>;
	};

155 156
	timer {
		compatible = "arm,armv7-timer";
157 158 159 160
		interrupts = <1 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <1 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <1 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <1 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
161 162
	};

163
	irqc0: interrupt-controller@e61c0000 {
164
		compatible = "renesas,irqc-r8a7791", "renesas,irqc";
165 166 167 168
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0 0xe61c0000 0 0x200>;
		interrupt-parent = <&gic>;
169 170 171 172 173 174 175 176 177 178
		interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>,
			     <0 1 IRQ_TYPE_LEVEL_HIGH>,
			     <0 2 IRQ_TYPE_LEVEL_HIGH>,
			     <0 3 IRQ_TYPE_LEVEL_HIGH>,
			     <0 12 IRQ_TYPE_LEVEL_HIGH>,
			     <0 13 IRQ_TYPE_LEVEL_HIGH>,
			     <0 14 IRQ_TYPE_LEVEL_HIGH>,
			     <0 15 IRQ_TYPE_LEVEL_HIGH>,
			     <0 16 IRQ_TYPE_LEVEL_HIGH>,
			     <0 17 IRQ_TYPE_LEVEL_HIGH>;
179
	};
180 181 182 183 184 185

	pfc: pfc@e6060000 {
		compatible = "renesas,pfc-r8a7791";
		reg = <0 0xe6060000 0 0x250>;
		#gpio-range-cells = <3>;
	};
186
};