board-a9m9750dev.c 3.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 * arch/arm/mach-ns9xxx/board-a9m9750dev.c
 *
 * Copyright (C) 2006,2007 by Digi International Inc.
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 */
#include <linux/irq.h>

#include <asm/mach/map.h>
14
#include <asm/gpio.h>
15 16

#include <asm/arch-ns9xxx/board.h>
17 18
#include <asm/arch-ns9xxx/processor-ns9360.h>
#include <asm/arch-ns9xxx/regs-sys-ns9360.h>
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
#include <asm/arch-ns9xxx/regs-mem.h>
#include <asm/arch-ns9xxx/regs-bbu.h>
#include <asm/arch-ns9xxx/regs-board-a9m9750dev.h>

#include "board-a9m9750dev.h"

static struct map_desc board_a9m9750dev_io_desc[] __initdata = {
	{ /* FPGA on CS0 */
		.virtual = io_p2v(NS9XXX_CSxSTAT_PHYS(0)),
		.pfn = __phys_to_pfn(NS9XXX_CSxSTAT_PHYS(0)),
		.length = NS9XXX_CS0STAT_LENGTH,
		.type = MT_DEVICE,
	},
};

void __init board_a9m9750dev_map_io(void)
{
	iotable_init(board_a9m9750dev_io_desc,
		     ARRAY_SIZE(board_a9m9750dev_io_desc));
}

static void a9m9750dev_fpga_ack_irq(unsigned int irq)
{
	/* nothing */
}

static void a9m9750dev_fpga_mask_irq(unsigned int irq)
{
47 48 49 50 51 52 53
	u8 ier;

	ier = __raw_readb(FPGA_IER);

	ier &= ~(1 << (irq - FPGA_IRQ(0)));

	__raw_writeb(ier, FPGA_IER);
54 55 56 57 58 59 60 61 62 63
}

static void a9m9750dev_fpga_maskack_irq(unsigned int irq)
{
	a9m9750dev_fpga_mask_irq(irq);
	a9m9750dev_fpga_ack_irq(irq);
}

static void a9m9750dev_fpga_unmask_irq(unsigned int irq)
{
64 65 66 67 68 69 70
	u8 ier;

	ier = __raw_readb(FPGA_IER);

	ier |= 1 << (irq - FPGA_IRQ(0));

	__raw_writeb(ier, FPGA_IER);
71 72 73 74 75 76 77 78 79 80 81 82
}

static struct irq_chip a9m9750dev_fpga_chip = {
	.ack		= a9m9750dev_fpga_ack_irq,
	.mask		= a9m9750dev_fpga_mask_irq,
	.mask_ack	= a9m9750dev_fpga_maskack_irq,
	.unmask		= a9m9750dev_fpga_unmask_irq,
};

static void a9m9750dev_fpga_demux_handler(unsigned int irq,
		struct irq_desc *desc)
{
83
	u8 stat = __raw_readb(FPGA_ISR);
84

85 86
	desc->chip->mask_ack(irq);

87 88
	while (stat != 0) {
		int irqno = fls(stat) - 1;
89
		struct irq_desc *fpgadesc;
90 91 92

		stat &= ~(1 << irqno);

93
		fpgadesc = irq_desc + FPGA_IRQ(irqno);
94

95
		desc_handle_irq(FPGA_IRQ(irqno), fpgadesc);
96
	}
97 98

	desc->chip->unmask(irq);
99 100 101 102
}

void __init board_a9m9750dev_init_irq(void)
{
103
	u32 eic;
104 105
	int i;

106
	if (gpio_request(11, "board a9m9750dev extirq2") == 0)
107
		ns9360_gpio_configure(11, 0, 1);
108
	else
109
		printk(KERN_ERR "%s: cannot get gpio 11 for IRQ_NS9XXX_EXT2\n",
110
				__func__);
111 112 113 114 115 116 117

	for (i = FPGA_IRQ(0); i <= FPGA_IRQ(7); ++i) {
		set_irq_chip(i, &a9m9750dev_fpga_chip);
		set_irq_handler(i, handle_level_irq);
		set_irq_flags(i, IRQF_VALID);
	}

118
	/* IRQ_NS9XXX_EXT2: level sensitive + active low */
119 120 121 122
	eic = __raw_readl(SYS_EIC(2));
	REGSET(eic, SYS_EIC, PLTY, AL);
	REGSET(eic, SYS_EIC, LVEDG, LEVEL);
	__raw_writel(eic, SYS_EIC(2));
123

124
	set_irq_chained_handler(IRQ_NS9XXX_EXT2,
125 126 127 128 129 130 131 132
			a9m9750dev_fpga_demux_handler);
}

void __init board_a9m9750dev_init_machine(void)
{
	u32 reg;

	/* setup static CS0: memory base ... */
133 134 135
	reg = __raw_readl(SYS_SMCSSMB(0));
	REGSETIM(reg, SYS_SMCSSMB, CSxB, NS9XXX_CSxSTAT_PHYS(0) >> 12);
	__raw_writel(reg, SYS_SMCSSMB(0));
136 137

	/* ... and mask */
138
	reg = __raw_readl(SYS_SMCSSMM(0));
139 140
	REGSETIM(reg, SYS_SMCSSMM, CSxM, 0xfffff);
	REGSET(reg, SYS_SMCSSMM, CSEx, EN);
141
	__raw_writel(reg, SYS_SMCSSMM(0));
142 143

	/* setup static CS0: memory configuration */
144
	reg = __raw_readl(MEM_SMC(0));
145
	REGSET(reg, MEM_SMC, PSMC, OFF);
146 147 148 149 150 151
	REGSET(reg, MEM_SMC, BSMC, OFF);
	REGSET(reg, MEM_SMC, EW, OFF);
	REGSET(reg, MEM_SMC, PB, 1);
	REGSET(reg, MEM_SMC, PC, AL);
	REGSET(reg, MEM_SMC, PM, DIS);
	REGSET(reg, MEM_SMC, MW, 8);
152
	__raw_writel(reg, MEM_SMC(0));
153 154

	/* setup static CS0: timing */
155 156 157 158
	__raw_writel(0x2, MEM_SMWED(0));
	__raw_writel(0x2, MEM_SMOED(0));
	__raw_writel(0x6, MEM_SMRD(0));
	__raw_writel(0x6, MEM_SMWD(0));
159
}