bcm21664.dtsi 8.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
/*
 * Copyright (C) 2014 Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

17 18
#include "dt-bindings/clock/bcm21664.h"

19 20 21 22 23 24 25 26 27 28 29
#include "skeleton.dtsi"

/ {
	model = "BCM21664 SoC";
	compatible = "brcm,bcm21664";
	interrupt-parent = <&gic>;

	chosen {
		bootargs = "console=ttyS0,115200n8";
	};

30 31 32 33 34 35 36 37 38 39 40 41 42 43
       cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		enable-method = "brcm,bcm11351-cpu-method";

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			reg = <0>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
44
			secondary-boot-reg = <0x35004178>;
45 46 47 48
			reg = <1>;
		};
	};

49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66
	gic: interrupt-controller@3ff00100 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0x3ff01000 0x1000>,
		      <0x3ff00100 0x100>;
	};

	smc@0x3404e000 {
		compatible = "brcm,bcm21664-smc", "brcm,kona-smc";
		reg = <0x3404e000 0x400>; /* 1 KiB in SRAM */
	};

	uart@3e000000 {
		compatible = "brcm,bcm21664-dw-apb-uart", "snps,dw-apb-uart";
		status = "disabled";
		reg = <0x3e000000 0x118>;
67
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_UARTB>;
68 69 70 71 72 73 74 75 76
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
		reg-shift = <2>;
		reg-io-width = <4>;
	};

	uart@3e001000 {
		compatible = "brcm,bcm21664-dw-apb-uart", "snps,dw-apb-uart";
		status = "disabled";
		reg = <0x3e001000 0x118>;
77
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_UARTB2>;
78 79 80 81 82 83 84 85 86
		interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
		reg-shift = <2>;
		reg-io-width = <4>;
	};

	uart@3e002000 {
		compatible = "brcm,bcm21664-dw-apb-uart", "snps,dw-apb-uart";
		status = "disabled";
		reg = <0x3e002000 0x118>;
87
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_UARTB3>;
88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
		reg-shift = <2>;
		reg-io-width = <4>;
	};

	L2: l2-cache {
		compatible = "arm,pl310-cache";
		reg = <0x3ff20000 0x1000>;
		cache-unified;
		cache-level = <2>;
	};

	brcm,resetmgr@35001f00 {
		compatible = "brcm,bcm21664-resetmgr";
		reg = <0x35001f00 0x24>;
	};

	timer@35006000 {
		compatible = "brcm,kona-timer";
		reg = <0x35006000 0x1c>;
		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
109
		clocks = <&aon_ccu BCM21664_AON_CCU_HUB_TIMER>;
110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129
	};

	gpio: gpio@35003000 {
		compatible = "brcm,bcm21664-gpio", "brcm,kona-gpio";
		reg = <0x35003000 0x524>;
		interrupts =
		       <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		#gpio-cells = <2>;
		#interrupt-cells = <2>;
		gpio-controller;
		interrupt-controller;
	};

	sdio1: sdio@3f180000 {
		compatible = "brcm,kona-sdhci";
		reg = <0x3f180000 0x801c>;
		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
130
		clocks = <&master_ccu BCM21664_MASTER_CCU_SDIO1>;
131 132 133 134 135 136 137
		status = "disabled";
	};

	sdio2: sdio@3f190000 {
		compatible = "brcm,kona-sdhci";
		reg = <0x3f190000 0x801c>;
		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
138
		clocks = <&master_ccu BCM21664_MASTER_CCU_SDIO2>;
139 140 141 142 143 144 145
		status = "disabled";
	};

	sdio3: sdio@3f1a0000 {
		compatible = "brcm,kona-sdhci";
		reg = <0x3f1a0000 0x801c>;
		interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
146
		clocks = <&master_ccu BCM21664_MASTER_CCU_SDIO3>;
147 148 149 150 151 152 153
		status = "disabled";
	};

	sdio4: sdio@3f1b0000 {
		compatible = "brcm,kona-sdhci";
		reg = <0x3f1b0000 0x801c>;
		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
154
		clocks = <&master_ccu BCM21664_MASTER_CCU_SDIO4>;
155 156 157 158 159 160 161 162 163
		status = "disabled";
	};

	i2c@3e016000 {
		compatible = "brcm,bcm21664-i2c", "brcm,kona-i2c";
		reg = <0x3e016000 0x70>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
164
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_BSC1>;
165 166 167 168 169 170 171 172 173
		status = "disabled";
	};

	i2c@3e017000 {
		compatible = "brcm,bcm21664-i2c", "brcm,kona-i2c";
		reg = <0x3e017000 0x70>;
		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
174
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_BSC2>;
175 176 177 178 179 180 181 182 183
		status = "disabled";
	};

	i2c@3e018000 {
		compatible = "brcm,bcm21664-i2c", "brcm,kona-i2c";
		reg = <0x3e018000 0x70>;
		interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
184
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_BSC3>;
185 186 187 188 189 190 191 192 193
		status = "disabled";
	};

	i2c@3e01c000 {
		compatible = "brcm,bcm21664-i2c", "brcm,kona-i2c";
		reg = <0x3e01c000 0x70>;
		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
194
		clocks = <&slave_ccu BCM21664_SLAVE_CCU_BSC4>;
195 196 197 198
		status = "disabled";
	};

	clocks {
199 200 201
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
202

203 204 205 206 207 208
		/*
		 * Fixed clocks are defined before CCUs whose
		 * clocks may depend on them.
		 */

		ref_32k_clk: ref_32k {
209
			#clock-cells = <0>;
210 211
			compatible = "fixed-clock";
			clock-frequency = <32768>;
212 213
		};

214
		bbl_32k_clk: bbl_32k {
215
			#clock-cells = <0>;
216 217
			compatible = "fixed-clock";
			clock-frequency = <32768>;
218 219
		};

220 221
		ref_13m_clk: ref_13m {
			#clock-cells = <0>;
222 223 224 225
			compatible = "fixed-clock";
			clock-frequency = <13000000>;
		};

226 227
		var_13m_clk: var_13m {
			#clock-cells = <0>;
228 229 230 231
			compatible = "fixed-clock";
			clock-frequency = <13000000>;
		};

232
		dft_19_5m_clk: dft_19_5m {
233
			#clock-cells = <0>;
234 235
			compatible = "fixed-clock";
			clock-frequency = <19500000>;
236 237
		};

238 239
		ref_crystal_clk: ref_crystal {
			#clock-cells = <0>;
240 241 242 243
			compatible = "fixed-clock";
			clock-frequency = <26000000>;
		};

244
		ref_52m_clk: ref_52m {
245
			#clock-cells = <0>;
246 247
			compatible = "fixed-clock";
			clock-frequency = <52000000>;
248 249
		};

250
		var_52m_clk: var_52m {
251
			#clock-cells = <0>;
252 253
			compatible = "fixed-clock";
			clock-frequency = <52000000>;
254 255
		};

256
		usb_otg_ahb_clk: usb_otg_ahb {
257
			#clock-cells = <0>;
258 259
			compatible = "fixed-clock";
			clock-frequency = <52000000>;
260 261
		};

262
		ref_96m_clk: ref_96m {
263
			#clock-cells = <0>;
264 265
			compatible = "fixed-clock";
			clock-frequency = <96000000>;
266 267
		};

268
		var_96m_clk: var_96m {
269
			#clock-cells = <0>;
270 271
			compatible = "fixed-clock";
			clock-frequency = <96000000>;
272 273
		};

274
		ref_104m_clk: ref_104m {
275
			#clock-cells = <0>;
276 277
			compatible = "fixed-clock";
			clock-frequency = <104000000>;
278 279
		};

280
		var_104m_clk: var_104m {
281
			#clock-cells = <0>;
282 283
			compatible = "fixed-clock";
			clock-frequency = <104000000>;
284 285
		};

286
		ref_156m_clk: ref_156m {
287
			#clock-cells = <0>;
288 289
			compatible = "fixed-clock";
			clock-frequency = <156000000>;
290 291
		};

292
		var_156m_clk: var_156m {
293
			#clock-cells = <0>;
294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336
			compatible = "fixed-clock";
			clock-frequency = <156000000>;
		};

		root_ccu: root_ccu {
			compatible = BCM21664_DT_ROOT_CCU_COMPAT;
			reg = <0x35001000 0x0f00>;
			#clock-cells = <1>;
			clock-output-names = "frac_1m";
		};

		aon_ccu: aon_ccu {
			compatible = BCM21664_DT_AON_CCU_COMPAT;
			reg = <0x35002000 0x0f00>;
			#clock-cells = <1>;
			clock-output-names = "hub_timer";
		};

		master_ccu: master_ccu {
			compatible = BCM21664_DT_MASTER_CCU_COMPAT;
			reg = <0x3f001000 0x0f00>;
			#clock-cells = <1>;
			clock-output-names = "sdio1",
					     "sdio2",
					     "sdio3",
					     "sdio4",
					     "sdio1_sleep",
					     "sdio2_sleep",
					     "sdio3_sleep",
					     "sdio4_sleep";
		};

		slave_ccu: slave_ccu {
			compatible = BCM21664_DT_SLAVE_CCU_COMPAT;
			reg = <0x3e011000 0x0f00>;
			#clock-cells = <1>;
			clock-output-names = "uartb",
					     "uartb2",
					     "uartb3",
					     "bsc1",
					     "bsc2",
					     "bsc3",
					     "bsc4";
337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
		};
	};

	usbotg: usb@3f120000 {
		compatible = "snps,dwc2";
		reg = <0x3f120000 0x10000>;
		interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&usb_otg_ahb_clk>;
		clock-names = "otg";
		phys = <&usbphy>;
		phy-names = "usb2-phy";
		status = "disabled";
	};

	usbphy: usb-phy@3f130000 {
		compatible = "brcm,kona-usb2-phy";
		reg = <0x3f130000 0x28>;
		#phy-cells = <0>;
		status = "disabled";
	};
};