makefiles.txt 44.4 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
Linux Kernel Makefiles

This document describes the Linux kernel Makefiles.

=== Table of Contents

	=== 1 Overview
	=== 2 Who does what
	=== 3 The kbuild files
	   --- 3.1 Goal definitions
	   --- 3.2 Built-in object goals - obj-y
	   --- 3.3 Loadable module goals - obj-m
	   --- 3.4 Objects which export symbols
	   --- 3.5 Library file goals - lib-y
	   --- 3.6 Descending down in directories
	   --- 3.7 Compilation flags
	   --- 3.8 Command line dependency
	   --- 3.9 Dependency tracking
	   --- 3.10 Special Rules
20
	   --- 3.11 $(CC) support functions
S
Sam Ravnborg 已提交
21
	   --- 3.12 $(LD) support functions
L
Linus Torvalds 已提交
22 23 24 25

	=== 4 Host Program support
	   --- 4.1 Simple Host Program
	   --- 4.2 Composite Host Programs
26
	   --- 4.3 Defining shared libraries
L
Linus Torvalds 已提交
27 28 29 30 31 32 33 34 35
	   --- 4.4 Using C++ for host programs
	   --- 4.5 Controlling compiler options for host programs
	   --- 4.6 When host programs are actually built
	   --- 4.7 Using hostprogs-$(CONFIG_FOO)

	=== 5 Kbuild clean infrastructure

	=== 6 Architecture Makefiles
	   --- 6.1 Set variables to tweak the build to the architecture
36
	   --- 6.2 Add prerequisites to archprepare:
L
Linus Torvalds 已提交
37
	   --- 6.3 List directories to visit when descending
R
Randy Dunlap 已提交
38
	   --- 6.4 Architecture-specific boot images
L
Linus Torvalds 已提交
39 40 41 42 43
	   --- 6.5 Building non-kbuild targets
	   --- 6.6 Commands useful for building a boot image
	   --- 6.7 Custom kbuild commands
	   --- 6.8 Preprocessing linker scripts

44 45 46 47 48 49 50 51 52 53
	=== 7 Kbuild syntax for exported headers
		--- 7.1 header-y
		--- 7.2 objhdr-y
		--- 7.3 destination-y
		--- 7.4 unifdef-y (deprecated)

	=== 8 Kbuild Variables
	=== 9 Makefile language
	=== 10 Credits
	=== 11 TODO
L
Linus Torvalds 已提交
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

=== 1 Overview

The Makefiles have five parts:

	Makefile		the top Makefile.
	.config			the kernel configuration file.
	arch/$(ARCH)/Makefile	the arch Makefile.
	scripts/Makefile.*	common rules etc. for all kbuild Makefiles.
	kbuild Makefiles	there are about 500 of these.

The top Makefile reads the .config file, which comes from the kernel
configuration process.

The top Makefile is responsible for building two major products: vmlinux
(the resident kernel image) and modules (any module files).
It builds these goals by recursively descending into the subdirectories of
the kernel source tree.
The list of subdirectories which are visited depends upon the kernel
configuration. The top Makefile textually includes an arch Makefile
with the name arch/$(ARCH)/Makefile. The arch Makefile supplies
architecture-specific information to the top Makefile.

Each subdirectory has a kbuild Makefile which carries out the commands
passed down from above. The kbuild Makefile uses information from the
79
.config file to construct various file lists used by kbuild to build
L
Linus Torvalds 已提交
80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95
any built-in or modular targets.

scripts/Makefile.* contains all the definitions/rules etc. that
are used to build the kernel based on the kbuild makefiles.


=== 2 Who does what

People have four different relationships with the kernel Makefiles.

*Users* are people who build kernels.  These people type commands such as
"make menuconfig" or "make".  They usually do not read or edit
any kernel Makefiles (or any other source files).

*Normal developers* are people who work on features such as device
drivers, file systems, and network protocols.  These people need to
96
maintain the kbuild Makefiles for the subsystem they are
L
Linus Torvalds 已提交
97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113
working on.  In order to do this effectively, they need some overall
knowledge about the kernel Makefiles, plus detailed knowledge about the
public interface for kbuild.

*Arch developers* are people who work on an entire architecture, such
as sparc or ia64.  Arch developers need to know about the arch Makefile
as well as kbuild Makefiles.

*Kbuild developers* are people who work on the kernel build system itself.
These people need to know about all aspects of the kernel Makefiles.

This document is aimed towards normal developers and arch developers.


=== 3 The kbuild files

Most Makefiles within the kernel are kbuild Makefiles that use the
114
kbuild infrastructure. This chapter introduces the syntax used in the
L
Linus Torvalds 已提交
115
kbuild makefiles.
116
The preferred name for the kbuild files are 'Makefile' but 'Kbuild' can
117
be used and if both a 'Makefile' and a 'Kbuild' file exists, then the 'Kbuild'
118
file will be used.
L
Linus Torvalds 已提交
119 120 121 122 123 124 125 126 127 128 129 130 131 132 133

Section 3.1 "Goal definitions" is a quick intro, further chapters provide
more details, with real examples.

--- 3.1 Goal definitions

	Goal definitions are the main part (heart) of the kbuild Makefile.
	These lines define the files to be built, any special compilation
	options, and any subdirectories to be entered recursively.

	The most simple kbuild makefile contains one line:

	Example:
		obj-y += foo.o

R
Randy Dunlap 已提交
134
	This tells kbuild that there is one object in that directory, named
L
Linus Torvalds 已提交
135 136 137 138 139 140 141 142 143 144 145 146 147 148 149
	foo.o. foo.o will be built from foo.c or foo.S.

	If foo.o shall be built as a module, the variable obj-m is used.
	Therefore the following pattern is often used:

	Example:
		obj-$(CONFIG_FOO) += foo.o

	$(CONFIG_FOO) evaluates to either y (for built-in) or m (for module).
	If CONFIG_FOO is neither y nor m, then the file will not be compiled
	nor linked.

--- 3.2 Built-in object goals - obj-y

	The kbuild Makefile specifies object files for vmlinux
150
	in the $(obj-y) lists.  These lists depend on the kernel
L
Linus Torvalds 已提交
151 152 153 154 155 156 157 158 159 160 161 162 163
	configuration.

	Kbuild compiles all the $(obj-y) files.  It then calls
	"$(LD) -r" to merge these files into one built-in.o file.
	built-in.o is later linked into vmlinux by the parent Makefile.

	The order of files in $(obj-y) is significant.  Duplicates in
	the lists are allowed: the first instance will be linked into
	built-in.o and succeeding instances will be ignored.

	Link order is significant, because certain functions
	(module_init() / __initcall) will be called during boot in the
	order they appear. So keep in mind that changing the link
164 165
	order may e.g. change the order in which your SCSI
	controllers are detected, and thus your disks are renumbered.
L
Linus Torvalds 已提交
166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212

	Example:
		#drivers/isdn/i4l/Makefile
		# Makefile for the kernel ISDN subsystem and device drivers.
		# Each configuration option enables a list of files.
		obj-$(CONFIG_ISDN)             += isdn.o
		obj-$(CONFIG_ISDN_PPP_BSDCOMP) += isdn_bsdcomp.o

--- 3.3 Loadable module goals - obj-m

	$(obj-m) specify object files which are built as loadable
	kernel modules.

	A module may be built from one source file or several source
	files. In the case of one source file, the kbuild makefile
	simply adds the file to $(obj-m).

	Example:
		#drivers/isdn/i4l/Makefile
		obj-$(CONFIG_ISDN_PPP_BSDCOMP) += isdn_bsdcomp.o

	Note: In this example $(CONFIG_ISDN_PPP_BSDCOMP) evaluates to 'm'

	If a kernel module is built from several source files, you specify
	that you want to build a module in the same way as above.

	Kbuild needs to know which the parts that you want to build your
	module from, so you have to tell it by setting an
	$(<module_name>-objs) variable.

	Example:
		#drivers/isdn/i4l/Makefile
		obj-$(CONFIG_ISDN) += isdn.o
		isdn-objs := isdn_net_lib.o isdn_v110.o isdn_common.o

	In this example, the module name will be isdn.o. Kbuild will
	compile the objects listed in $(isdn-objs) and then run
	"$(LD) -r" on the list of these files to generate isdn.o.

	Kbuild recognises objects used for composite objects by the suffix
	-objs, and the suffix -y. This allows the Makefiles to use
	the value of a CONFIG_ symbol to determine if an object is part
	of a composite object.

	Example:
		#fs/ext2/Makefile
	        obj-$(CONFIG_EXT2_FS)        += ext2.o
213
		ext2-y                       := balloc.o bitmap.o
L
Linus Torvalds 已提交
214
	        ext2-$(CONFIG_EXT2_FS_XATTR) += xattr.o
215

216 217
	In this example, xattr.o is only part of the composite object
	ext2.o if $(CONFIG_EXT2_FS_XATTR) evaluates to 'y'.
L
Linus Torvalds 已提交
218 219 220 221 222 223 224 225 226 227 228 229 230

	Note: Of course, when you are building objects into the kernel,
	the syntax above will also work. So, if you have CONFIG_EXT2_FS=y,
	kbuild will build an ext2.o file for you out of the individual
	parts and then link this into built-in.o, as you would expect.

--- 3.4 Objects which export symbols

	No special notation is required in the makefiles for
	modules exporting symbols.

--- 3.5 Library file goals - lib-y

231
	Objects listed with obj-* are used for modules, or
L
Linus Torvalds 已提交
232 233 234 235 236
	combined in a built-in.o for that specific directory.
	There is also the possibility to list objects that will
	be included in a library, lib.a.
	All objects listed with lib-y are combined in a single
	library for that directory.
M
Matt LaPlante 已提交
237 238 239
	Objects that are listed in obj-y and additionally listed in
	lib-y will not be included in the library, since they will
	be accessible anyway.
240
	For consistency, objects listed in lib-m will be included in lib.a.
L
Linus Torvalds 已提交
241 242 243 244 245 246 247 248 249 250

	Note that the same kbuild makefile may list files to be built-in
	and to be part of a library. Therefore the same directory
	may contain both a built-in.o and a lib.a file.

	Example:
		#arch/i386/lib/Makefile
		lib-y    := checksum.o delay.o

	This will create a library lib.a based on checksum.o and delay.o.
251
	For kbuild to actually recognize that there is a lib.a being built,
L
Linus Torvalds 已提交
252 253
	the directory shall be listed in libs-y.
	See also "6.3 List directories to visit when descending".
254

255
	Use of lib-y is normally restricted to lib/ and arch/*/lib.
L
Linus Torvalds 已提交
256 257 258 259 260 261 262 263 264

--- 3.6 Descending down in directories

	A Makefile is only responsible for building objects in its own
	directory. Files in subdirectories should be taken care of by
	Makefiles in these subdirs. The build system will automatically
	invoke make recursively in subdirectories, provided you let it know of
	them.

265
	To do so, obj-y and obj-m are used.
L
Linus Torvalds 已提交
266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285
	ext2 lives in a separate directory, and the Makefile present in fs/
	tells kbuild to descend down using the following assignment.

	Example:
		#fs/Makefile
		obj-$(CONFIG_EXT2_FS) += ext2/

	If CONFIG_EXT2_FS is set to either 'y' (built-in) or 'm' (modular)
	the corresponding obj- variable will be set, and kbuild will descend
	down in the ext2 directory.
	Kbuild only uses this information to decide that it needs to visit
	the directory, it is the Makefile in the subdirectory that
	specifies what is modules and what is built-in.

	It is good practice to use a CONFIG_ variable when assigning directory
	names. This allows kbuild to totally skip the directory if the
	corresponding CONFIG_ option is neither 'y' nor 'm'.

--- 3.7 Compilation flags

286 287 288 289 290 291 292
    ccflags-y, asflags-y and ldflags-y
	The three flags listed above applies only to the kbuild makefile
	where they are assigned. They are used for all the normal
	cc, as and ld invocation happenign during a recursive build.
	Note: Flags with the same behaviour were previously named:
	EXTRA_CFLAGS, EXTRA_AFLAGS and EXTRA_LDFLAGS.
	They are yet supported but their use are deprecated.
L
Linus Torvalds 已提交
293

294
	ccflags-y specifies options for compiling C files with $(CC).
L
Linus Torvalds 已提交
295 296 297

	Example:
		# drivers/sound/emu10k1/Makefile
298 299
		ccflags-y += -I$(obj)
		ccflags-$(DEBUG) += -DEMU10K1_DEBUG
L
Linus Torvalds 已提交
300 301 302


	This variable is necessary because the top Makefile owns the
303
	variable $(KBUILD_CFLAGS) and uses it for compilation flags for the
L
Linus Torvalds 已提交
304 305
	entire tree.

306
	asflags-y is a similar string for per-directory options
L
Linus Torvalds 已提交
307 308 309 310
	when compiling assembly language source.

	Example:
		#arch/x86_64/kernel/Makefile
311
		asflags-y := -traditional
L
Linus Torvalds 已提交
312 313


314
	ldflags-y is a string for per-directory options to $(LD).
L
Linus Torvalds 已提交
315 316 317

	Example:
		#arch/m68k/fpsp040/Makefile
318
		ldflags-y := -x
L
Linus Torvalds 已提交
319

320 321 322
    subdir-ccflags-y, subdir-asflags-y
	The two flags listed above are similar to ccflags-y and as-falgs-y.
	The difference is that the subdir- variants has effect for the kbuild
323
	file where tey are present and all subdirectories.
324 325 326 327 328 329
	Options specified using subdir-* are added to the commandline before
	the options specified using the non-subdir variants.

	Example:
		subdir-ccflags-y := -Werror

L
Linus Torvalds 已提交
330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370
    CFLAGS_$@, AFLAGS_$@

	CFLAGS_$@ and AFLAGS_$@ only apply to commands in current
	kbuild makefile.

	$(CFLAGS_$@) specifies per-file options for $(CC).  The $@
	part has a literal value which specifies the file that it is for.

	Example:
		# drivers/scsi/Makefile
		CFLAGS_aha152x.o =   -DAHA152X_STAT -DAUTOCONF
		CFLAGS_gdth.o    = # -DDEBUG_GDTH=2 -D__SERIAL__ -D__COM2__ \
				     -DGDTH_STATISTICS
		CFLAGS_seagate.o =   -DARBITRATE -DPARITY -DSEAGATE_USE_ASM

	These three lines specify compilation flags for aha152x.o,
	gdth.o, and seagate.o

	$(AFLAGS_$@) is a similar feature for source files in assembly
	languages.

	Example:
		# arch/arm/kernel/Makefile
		AFLAGS_head-armv.o := -DTEXTADDR=$(TEXTADDR) -traditional
		AFLAGS_head-armo.o := -DTEXTADDR=$(TEXTADDR) -traditional

--- 3.9 Dependency tracking

	Kbuild tracks dependencies on the following:
	1) All prerequisite files (both *.c and *.h)
	2) CONFIG_ options used in all prerequisite files
	3) Command-line used to compile target

	Thus, if you change an option to $(CC) all affected files will
	be re-compiled.

--- 3.10 Special Rules

	Special rules are used when the kbuild infrastructure does
	not provide the required support. A typical example is
	header files generated during the build process.
R
Randy Dunlap 已提交
371
	Another example are the architecture-specific Makefiles which
372
	need special rules to prepare boot images etc.
L
Linus Torvalds 已提交
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402

	Special rules are written as normal Make rules.
	Kbuild is not executing in the directory where the Makefile is
	located, so all special rules shall provide a relative
	path to prerequisite files and target files.

	Two variables are used when defining special rules:

    $(src)
	$(src) is a relative path which points to the directory
	where the Makefile is located. Always use $(src) when
	referring to files located in the src tree.

    $(obj)
	$(obj) is a relative path which points to the directory
	where the target is saved. Always use $(obj) when
	referring to generated files.

	Example:
		#drivers/scsi/Makefile
		$(obj)/53c8xx_d.h: $(src)/53c7,8xx.scr $(src)/script_asm.pl
			$(CPP) -DCHIP=810 - < $< | ... $(src)/script_asm.pl

	This is a special rule, following the normal syntax
	required by make.
	The target file depends on two prerequisite files. References
	to the target file are prefixed with $(obj), references
	to prerequisites are referenced with $(src) (because they are not
	generated files).

403 404 405 406 407 408 409 410 411 412 413 414 415 416
    $(kecho)
	echoing information to user in a rule is often a good practice
	but when execution "make -s" one does not expect to see any output
	except for warnings/errors.
	To support this kbuild define $(kecho) which will echo out the
	text following $(kecho) to stdout except if "make -s" is used.

	Example:
		#arch/blackfin/boot/Makefile
		$(obj)/vmImage: $(obj)/vmlinux.gz
			$(call if_changed,uimage)
			@$(kecho) 'Kernel: $@ is ready'


417 418
--- 3.11 $(CC) support functions

419
	The kernel may be built with several different versions of
420 421
	$(CC), each supporting a unique set of features and options.
	kbuild provide basic support to check for valid options for $(CC).
D
Daniel Walker 已提交
422
	$(CC) is usually the gcc compiler, but other alternatives are
423 424 425
	available.

    as-option
426 427 428
	as-option is used to check if $(CC) -- when used to compile
	assembler (*.S) files -- supports the given option. An optional
	second option may be specified if the first option is not supported.
429 430 431 432 433

	Example:
		#arch/sh/Makefile
		cflags-y += $(call as-option,-Wa$(comma)-isa=$(isa-y),)

434
	In the above example, cflags-y will be assigned the option
435 436 437 438
	-Wa$(comma)-isa=$(isa-y) if it is supported by $(CC).
	The second argument is optional, and if supplied will be used
	if first argument is not supported.

439 440
    cc-ldoption
	cc-ldoption is used to check if $(CC) when used to link object files
R
Roland McGrath 已提交
441 442 443 444 445
	supports the given option.  An optional second option may be
	specified if first option are not supported.

	Example:
		#arch/i386/kernel/Makefile
446
		vsyscall-flags += $(call cc-ldoption, -Wl$(comma)--hash-style=sysv)
R
Roland McGrath 已提交
447

R
Randy Dunlap 已提交
448
	In the above example, vsyscall-flags will be assigned the option
R
Roland McGrath 已提交
449 450 451 452
	-Wl$(comma)--hash-style=sysv if it is supported by $(CC).
	The second argument is optional, and if supplied will be used
	if first argument is not supported.

453 454 455 456
    as-instr
	as-instr checks if the assembler reports a specific instruction
	and then outputs either option1 or option2
	C escapes are supported in the test instruction
457
	Note: as-instr-option uses KBUILD_AFLAGS for $(AS) options
458

459
    cc-option
460
	cc-option is used to check if $(CC) supports a given option, and not
461 462 463 464 465 466
	supported to use an optional second option.

	Example:
		#arch/i386/Makefile
		cflags-y += $(call cc-option,-march=pentium-mmx,-march=i586)

R
Randy Dunlap 已提交
467
	In the above example, cflags-y will be assigned the option
468 469
	-march=pentium-mmx if supported by $(CC), otherwise -march=i586.
	The second argument to cc-option is optional, and if omitted,
470
	cflags-y will be assigned no value if first option is not supported.
471
	Note: cc-option uses KBUILD_CFLAGS for $(CC) options
472 473

   cc-option-yn
474
	cc-option-yn is used to check if gcc supports a given option
475 476 477 478 479 480 481
	and return 'y' if supported, otherwise 'n'.

	Example:
		#arch/ppc/Makefile
		biarch := $(call cc-option-yn, -m32)
		aflags-$(biarch) += -a32
		cflags-$(biarch) += -m32
482

483 484 485 486
	In the above example, $(biarch) is set to y if $(CC) supports the -m32
	option. When $(biarch) equals 'y', the expanded variables $(aflags-y)
	and $(cflags-y) will be assigned the values -a32 and -m32,
	respectively.
487
	Note: cc-option-yn uses KBUILD_CFLAGS for $(CC) options
488 489

    cc-option-align
490 491 492
	gcc versions >= 3.0 changed the type of options used to specify
	alignment of functions, loops etc. $(cc-option-align), when used
	as prefix to the align options, will select the right prefix:
493 494 495 496
	gcc < 3.00
		cc-option-align = -malign
	gcc >= 3.00
		cc-option-align = -falign
497

498
	Example:
499
		KBUILD_CFLAGS += $(cc-option-align)-functions=4
500

501 502
	In the above example, the option -falign-functions=4 is used for
	gcc >= 3.00. For gcc < 3.00, -malign-functions=4 is used.
503
	Note: cc-option-align uses KBUILD_CFLAGS for $(CC) options
504

505
    cc-version
506
	cc-version returns a numerical version of the $(CC) compiler version.
507 508 509
	The format is <major><minor> where both are two digits. So for example
	gcc 3.41 would return 0341.
	cc-version is useful when a specific $(CC) version is faulty in one
510
	area, for example -mregparm=3 was broken in some gcc versions
511 512 513 514 515 516 517 518
	even though the option was accepted by gcc.

	Example:
		#arch/i386/Makefile
		cflags-y += $(shell \
		if [ $(call cc-version) -ge 0300 ] ; then \
			echo "-mregparm=3"; fi ;)

519
	In the above example, -mregparm=3 is only used for gcc version greater
520 521 522
	than or equal to gcc 3.0.

    cc-ifversion
523
	cc-ifversion tests the version of $(CC) and equals last argument if
524 525 526 527
	version expression is true.

	Example:
		#fs/reiserfs/Makefile
528
		ccflags-y := $(call cc-ifversion, -lt, 0402, -O1)
529

530
	In this example, ccflags-y will be assigned the value -O1 if the
531
	$(CC) version is less than 4.2.
532
	cc-ifversion takes all the shell operators:
533 534 535 536
	-eq, -ne, -lt, -le, -gt, and -ge
	The third parameter may be a text as in this example, but it may also
	be an expanded variable or a macro.

S
Sam Ravnborg 已提交
537 538 539 540 541 542 543 544 545 546 547 548 549 550
    cc-fullversion
	cc-fullversion is useful when the exact version of gcc is needed.
	One typical use-case is when a specific GCC version is broken.
	cc-fullversion points out a more specific version than cc-version does.

	Example:
		#arch/powerpc/Makefile
		$(Q)if test "$(call cc-fullversion)" = "040200" ; then \
			echo -n '*** GCC-4.2.0 cannot compile the 64-bit powerpc ' ; \
			false ; \
		fi

	In this example for a specific GCC version the build will error out explaining
	to the user why it stops.
L
Linus Torvalds 已提交
551

S
Sam Ravnborg 已提交
552
    cc-cross-prefix
553
	cc-cross-prefix is used to check if there exists a $(CC) in path with
S
Sam Ravnborg 已提交
554 555 556 557 558
	one of the listed prefixes. The first prefix where there exist a
	prefix$(CC) in the PATH is returned - and if no prefix$(CC) is found
	then nothing is returned.
	Additional prefixes are separated by a single space in the
	call of cc-cross-prefix.
559 560
	This functionality is useful for architecture Makefiles that try
	to set CROSS_COMPILE to well-known values but may have several
S
Sam Ravnborg 已提交
561
	values to select between.
562 563
	It is recommended only to try to set CROSS_COMPILE if it is a cross
	build (host arch is different from target arch). And if CROSS_COMPILE
S
Sam Ravnborg 已提交
564 565 566 567 568 569 570 571 572 573
	is already set then leave it with the old value.

	Example:
		#arch/m68k/Makefile
		ifneq ($(SUBARCH),$(ARCH))
		        ifeq ($(CROSS_COMPILE),)
		               CROSS_COMPILE := $(call cc-cross-prefix, m68k-linux-gnu-)
			endif
		endif

S
Sam Ravnborg 已提交
574 575 576 577 578 579 580 581 582 583 584 585 586
--- 3.12 $(LD) support functions

    ld-option
	ld-option is used to check if $(LD) supports the supplied option.
	ld-option takes two options as arguments.
	The second argument is an optional option that can be used if the
	first option is not supported by $(LD).

	Example:
		#Makefile
		LDFLAGS_vmlinux += $(call really-ld-option, -X)


L
Linus Torvalds 已提交
587 588 589 590 591 592 593 594 595 596
=== 4 Host Program support

Kbuild supports building executables on the host for use during the
compilation stage.
Two steps are required in order to use a host executable.

The first step is to tell kbuild that a host program exists. This is
done utilising the variable hostprogs-y.

The second step is to add an explicit dependency to the executable.
597
This can be done in two ways. Either add the dependency in a rule,
L
Linus Torvalds 已提交
598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613
or utilise the variable $(always).
Both possibilities are described in the following.

--- 4.1 Simple Host Program

	In some cases there is a need to compile and run a program on the
	computer where the build is running.
	The following line tells kbuild that the program bin2hex shall be
	built on the build host.

	Example:
		hostprogs-y := bin2hex

	Kbuild assumes in the above example that bin2hex is made from a single
	c-source file named bin2hex.c located in the same directory as
	the Makefile.
614

L
Linus Torvalds 已提交
615 616 617 618 619
--- 4.2 Composite Host Programs

	Host programs can be made up based on composite objects.
	The syntax used to define composite objects for host programs is
	similar to the syntax used for kernel objects.
M
Matt LaPlante 已提交
620
	$(<executable>-objs) lists all objects used to link the final
L
Linus Torvalds 已提交
621 622 623 624
	executable.

	Example:
		#scripts/lxdialog/Makefile
625
		hostprogs-y   := lxdialog
L
Linus Torvalds 已提交
626 627 628
		lxdialog-objs := checklist.o lxdialog.o

	Objects with extension .o are compiled from the corresponding .c
629
	files. In the above example, checklist.c is compiled to checklist.o
L
Linus Torvalds 已提交
630
	and lxdialog.c is compiled to lxdialog.o.
631
	Finally, the two .o files are linked to the executable, lxdialog.
L
Linus Torvalds 已提交
632 633
	Note: The syntax <executable>-y is not permitted for host-programs.

634 635
--- 4.3 Defining shared libraries

L
Linus Torvalds 已提交
636 637 638 639 640 641 642 643 644 645 646 647
	Objects with extension .so are considered shared libraries, and
	will be compiled as position independent objects.
	Kbuild provides support for shared libraries, but the usage
	shall be restricted.
	In the following example the libkconfig.so shared library is used
	to link the executable conf.

	Example:
		#scripts/kconfig/Makefile
		hostprogs-y     := conf
		conf-objs       := conf.o libkconfig.so
		libkconfig-objs := expr.o type.o
648

L
Linus Torvalds 已提交
649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668
	Shared libraries always require a corresponding -objs line, and
	in the example above the shared library libkconfig is composed by
	the two objects expr.o and type.o.
	expr.o and type.o will be built as position independent code and
	linked as a shared library libkconfig.so. C++ is not supported for
	shared libraries.

--- 4.4 Using C++ for host programs

	kbuild offers support for host programs written in C++. This was
	introduced solely to support kconfig, and is not recommended
	for general use.

	Example:
		#scripts/kconfig/Makefile
		hostprogs-y   := qconf
		qconf-cxxobjs := qconf.o

	In the example above the executable is composed of the C++ file
	qconf.cc - identified by $(qconf-cxxobjs).
669

L
Linus Torvalds 已提交
670 671 672 673 674 675 676 677
	If qconf is composed by a mixture of .c and .cc files, then an
	additional line can be used to identify this.

	Example:
		#scripts/kconfig/Makefile
		hostprogs-y   := qconf
		qconf-cxxobjs := qconf.o
		qconf-objs    := check.o
678

L
Linus Torvalds 已提交
679 680 681 682 683 684
--- 4.5 Controlling compiler options for host programs

	When compiling host programs, it is possible to set specific flags.
	The programs will always be compiled utilising $(HOSTCC) passed
	the options specified in $(HOSTCFLAGS).
	To set flags that will take effect for all host programs created
685
	in that Makefile, use the variable HOST_EXTRACFLAGS.
L
Linus Torvalds 已提交
686 687 688 689

	Example:
		#scripts/lxdialog/Makefile
		HOST_EXTRACFLAGS += -I/usr/include/ncurses
690

L
Linus Torvalds 已提交
691 692 693 694 695 696
	To set specific flags for a single file the following construction
	is used:

	Example:
		#arch/ppc64/boot/Makefile
		HOSTCFLAGS_piggyback.o := -DKERNELBASE=$(KERNELBASE)
697

L
Linus Torvalds 已提交
698
	It is also possible to specify additional options to the linker.
699

L
Linus Torvalds 已提交
700 701 702 703
	Example:
		#scripts/kconfig/Makefile
		HOSTLOADLIBES_qconf := -L$(QTDIR)/lib

704 705
	When linking qconf, it will be passed the extra option
	"-L$(QTDIR)/lib".
706

L
Linus Torvalds 已提交
707 708 709 710 711 712 713 714 715 716 717 718 719 720
--- 4.6 When host programs are actually built

	Kbuild will only build host-programs when they are referenced
	as a prerequisite.
	This is possible in two ways:

	(1) List the prerequisite explicitly in a special rule.

	Example:
		#drivers/pci/Makefile
		hostprogs-y := gen-devlist
		$(obj)/devlist.h: $(src)/pci.ids $(obj)/gen-devlist
			( cd $(obj); ./gen-devlist ) < $<

721
	The target $(obj)/devlist.h will not be built before
L
Linus Torvalds 已提交
722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739
	$(obj)/gen-devlist is updated. Note that references to
	the host programs in special rules must be prefixed with $(obj).

	(2) Use $(always)
	When there is no suitable special rule, and the host program
	shall be built when a makefile is entered, the $(always)
	variable shall be used.

	Example:
		#scripts/lxdialog/Makefile
		hostprogs-y   := lxdialog
		always        := $(hostprogs-y)

	This will tell kbuild to build lxdialog even if not referenced in
	any rule.

--- 4.7 Using hostprogs-$(CONFIG_FOO)

740
	A typical pattern in a Kbuild file looks like this:
L
Linus Torvalds 已提交
741 742 743 744 745 746 747

	Example:
		#scripts/Makefile
		hostprogs-$(CONFIG_KALLSYMS) += kallsyms

	Kbuild knows about both 'y' for built-in and 'm' for module.
	So if a config symbol evaluate to 'm', kbuild will still build
748 749 750
	the binary. In other words, Kbuild handles hostprogs-m exactly
	like hostprogs-y. But only hostprogs-y is recommended to be used
	when no CONFIG symbols are involved.
L
Linus Torvalds 已提交
751 752 753

=== 5 Kbuild clean infrastructure

754
"make clean" deletes most generated files in the obj tree where the kernel
L
Linus Torvalds 已提交
755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771
is compiled. This includes generated files such as host programs.
Kbuild knows targets listed in $(hostprogs-y), $(hostprogs-m), $(always),
$(extra-y) and $(targets). They are all deleted during "make clean".
Files matching the patterns "*.[oas]", "*.ko", plus some additional files
generated by kbuild are deleted all over the kernel src tree when
"make clean" is executed.

Additional files can be specified in kbuild makefiles by use of $(clean-files).

	Example:
		#drivers/pci/Makefile
		clean-files := devlist.h classlist.h

When executing "make clean", the two files "devlist.h classlist.h" will
be deleted. Kbuild will assume files to be in same relative directory as the
Makefile except if an absolute path is specified (path starting with '/').

772 773
To delete a directory hierarchy use:

L
Linus Torvalds 已提交
774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815
	Example:
		#scripts/package/Makefile
		clean-dirs := $(objtree)/debian/

This will delete the directory debian, including all subdirectories.
Kbuild will assume the directories to be in the same relative path as the
Makefile if no absolute path is specified (path does not start with '/').

Usually kbuild descends down in subdirectories due to "obj-* := dir/",
but in the architecture makefiles where the kbuild infrastructure
is not sufficient this sometimes needs to be explicit.

	Example:
		#arch/i386/boot/Makefile
		subdir- := compressed/

The above assignment instructs kbuild to descend down in the
directory compressed/ when "make clean" is executed.

To support the clean infrastructure in the Makefiles that builds the
final bootimage there is an optional target named archclean:

	Example:
		#arch/i386/Makefile
		archclean:
			$(Q)$(MAKE) $(clean)=arch/i386/boot

When "make clean" is executed, make will descend down in arch/i386/boot,
and clean as usual. The Makefile located in arch/i386/boot/ may use
the subdir- trick to descend further down.

Note 1: arch/$(ARCH)/Makefile cannot use "subdir-", because that file is
included in the top level makefile, and the kbuild infrastructure
is not operational at that point.

Note 2: All directories listed in core-y, libs-y, drivers-y and net-y will
be visited during "make clean".

=== 6 Architecture Makefiles

The top level Makefile sets up the environment and does the preparation,
before starting to descend down in the individual directories.
816 817 818 819
The top level makefile contains the generic part, whereas
arch/$(ARCH)/Makefile contains what is required to set up kbuild
for said architecture.
To do so, arch/$(ARCH)/Makefile sets up a number of variables and defines
L
Linus Torvalds 已提交
820 821
a few targets.

822 823
When kbuild executes, the following steps are followed (roughly):
1) Configuration of the kernel => produce .config
L
Linus Torvalds 已提交
824 825 826 827 828 829
2) Store kernel version in include/linux/version.h
3) Symlink include/asm to include/asm-$(ARCH)
4) Updating all other prerequisites to the target prepare:
   - Additional prerequisites are specified in arch/$(ARCH)/Makefile
5) Recursively descend down in all directories listed in
   init-* core* drivers-* net-* libs-* and build all targets.
830
   - The values of the above variables are expanded in arch/$(ARCH)/Makefile.
831
6) All object files are then linked and the resulting file vmlinux is
832
   located at the root of the obj tree.
L
Linus Torvalds 已提交
833 834
   The very first objects linked are listed in head-y, assigned by
   arch/$(ARCH)/Makefile.
R
Randy Dunlap 已提交
835
7) Finally, the architecture-specific part does any required post processing
L
Linus Torvalds 已提交
836 837
   and builds the final bootimage.
   - This includes building boot records
R
Randy Dunlap 已提交
838
   - Preparing initrd images and the like
L
Linus Torvalds 已提交
839 840 841 842 843 844 845 846 847 848 849 850


--- 6.1 Set variables to tweak the build to the architecture

    LDFLAGS		Generic $(LD) options

	Flags used for all invocations of the linker.
	Often specifying the emulation is sufficient.

	Example:
		#arch/s390/Makefile
		LDFLAGS         := -m elf_s390
851
	Note: ldflags-y can be used to further customise
852
	the flags used. See chapter 3.7.
853

L
Linus Torvalds 已提交
854 855 856 857 858 859 860 861 862
    LDFLAGS_MODULE	Options for $(LD) when linking modules

	LDFLAGS_MODULE is used to set specific flags for $(LD) when
	linking the .ko files used for modules.
	Default is "-r", for relocatable output.

    LDFLAGS_vmlinux	Options for $(LD) when linking vmlinux

	LDFLAGS_vmlinux is used to specify additional flags to pass to
863
	the linker when linking the final vmlinux image.
L
Linus Torvalds 已提交
864 865 866 867 868 869 870 871 872
	LDFLAGS_vmlinux uses the LDFLAGS_$@ support.

	Example:
		#arch/i386/Makefile
		LDFLAGS_vmlinux := -e stext

    OBJCOPYFLAGS	objcopy flags

	When $(call if_changed,objcopy) is used to translate a .o file,
873
	the flags specified in OBJCOPYFLAGS will be used.
L
Linus Torvalds 已提交
874 875 876 877 878 879 880 881 882 883 884
	$(call if_changed,objcopy) is often used to generate raw binaries on
	vmlinux.

	Example:
		#arch/s390/Makefile
		OBJCOPYFLAGS := -O binary

		#arch/s390/boot/Makefile
		$(obj)/image: vmlinux FORCE
			$(call if_changed,objcopy)

885
	In this example, the binary $(obj)/image is a binary version of
L
Linus Torvalds 已提交
886 887
	vmlinux. The usage of $(call if_changed,xxx) will be described later.

888
    KBUILD_AFLAGS		$(AS) assembler flags
L
Linus Torvalds 已提交
889 890 891 892 893 894

	Default value - see top level Makefile
	Append or modify as required per architecture.

	Example:
		#arch/sparc64/Makefile
895
		KBUILD_AFLAGS += -m64 -mcpu=ultrasparc
L
Linus Torvalds 已提交
896

897
    KBUILD_CFLAGS		$(CC) compiler flags
L
Linus Torvalds 已提交
898 899 900 901

	Default value - see top level Makefile
	Append or modify as required per architecture.

902
	Often, the KBUILD_CFLAGS variable depends on the configuration.
L
Linus Torvalds 已提交
903 904 905 906

	Example:
		#arch/i386/Makefile
		cflags-$(CONFIG_M386) += -march=i386
907
		KBUILD_CFLAGS += $(cflags-y)
L
Linus Torvalds 已提交
908 909 910 911 912 913 914 915 916 917 918

	Many arch Makefiles dynamically run the target C compiler to
	probe supported options:

		#arch/i386/Makefile

		...
		cflags-$(CONFIG_MPENTIUMII)     += $(call cc-option,\
						-march=pentium2,-march=i686)
		...
		# Disable unit-at-a-time mode ...
919
		KBUILD_CFLAGS += $(call cc-option,-fno-unit-at-a-time)
L
Linus Torvalds 已提交
920 921 922
		...


923
	The first example utilises the trick that a config option expands
L
Linus Torvalds 已提交
924 925
	to 'y' when selected.

926
    KBUILD_AFLAGS_KERNEL	$(AS) options specific for built-in
L
Linus Torvalds 已提交
927

928
	$(KBUILD_AFLAGS_KERNEL) contains extra C compiler flags used to compile
L
Linus Torvalds 已提交
929 930
	resident kernel code.

931
    KBUILD_AFLAGS_MODULE   Options for $(AS) when building modules
L
Linus Torvalds 已提交
932

933 934 935
	$(KBUILD_AFLAGS_MODULE) is used to add arch specific options that
	are used for $(AS).
	From commandline AFLAGS_MODULE shall be used (see kbuild.txt).
L
Linus Torvalds 已提交
936

937 938 939 940 941
    KBUILD_CFLAGS_KERNEL	$(CC) options specific for built-in

	$(KBUILD_CFLAGS_KERNEL) contains extra C compiler flags used to compile
	resident kernel code.

942 943 944 945 946 947 948 949 950 951 952
    KBUILD_CFLAGS_MODULE   Options for $(CC) when building modules

	$(KBUILD_CFLAGS_MODULE) is used to add arch specific options that
	are used for $(CC).
	From commandline CFLAGS_MODULE shall be used (see kbuild.txt).

    KBUILD_LDFLAGS_MODULE   Options for $(LD) when linking modules

	$(KBUILD_LDFLAGS_MODULE) is used to add arch specific options
	used when linking modules. This is often a linker script.
	From commandline LDFLAGS_MODULE shall be used (see kbuild.txt).
953

954
--- 6.2 Add prerequisites to archprepare:
L
Linus Torvalds 已提交
955

956
	The archprepare: rule is used to list prerequisites that need to be
L
Linus Torvalds 已提交
957
	built before starting to descend down in the subdirectories.
958
	This is usually used for header files containing assembler constants.
L
Linus Torvalds 已提交
959 960

		Example:
961 962
		#arch/arm/Makefile
		archprepare: maketools
L
Linus Torvalds 已提交
963

964
	In this example, the file target maketools will be processed
965
	before descending down in the subdirectories.
L
Linus Torvalds 已提交
966 967 968 969 970 971 972 973 974 975 976
	See also chapter XXX-TODO that describe how kbuild supports
	generating offset header files.


--- 6.3 List directories to visit when descending

	An arch Makefile cooperates with the top Makefile to define variables
	which specify how to build the vmlinux file.  Note that there is no
	corresponding arch-specific section for modules; the module-building
	machinery is all architecture-independent.

977

L
Linus Torvalds 已提交
978 979
    head-y, init-y, core-y, libs-y, drivers-y, net-y

980 981
	$(head-y) lists objects to be linked first in vmlinux.
	$(libs-y) lists directories where a lib.a archive can be located.
R
Randy Dunlap 已提交
982
	The rest list directories where a built-in.o object file can be
983
	located.
L
Linus Torvalds 已提交
984 985 986 987 988

	$(init-y) objects will be located after $(head-y).
	Then the rest follows in this order:
	$(core-y), $(libs-y), $(drivers-y) and $(net-y).

989
	The top level Makefile defines values for all generic directories,
R
Randy Dunlap 已提交
990
	and arch/$(ARCH)/Makefile only adds architecture-specific directories.
L
Linus Torvalds 已提交
991 992 993 994 995 996 997 998

	Example:
		#arch/sparc64/Makefile
		core-y += arch/sparc64/kernel/
		libs-y += arch/sparc64/prom/ arch/sparc64/lib/
		drivers-$(CONFIG_OPROFILE)  += arch/sparc64/oprofile/


R
Randy Dunlap 已提交
999
--- 6.4 Architecture-specific boot images
L
Linus Torvalds 已提交
1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025

	An arch Makefile specifies goals that take the vmlinux file, compress
	it, wrap it in bootstrapping code, and copy the resulting files
	somewhere. This includes various kinds of installation commands.
	The actual goals are not standardized across architectures.

	It is common to locate any additional processing in a boot/
	directory below arch/$(ARCH)/.

	Kbuild does not provide any smart way to support building a
	target specified in boot/. Therefore arch/$(ARCH)/Makefile shall
	call make manually to build a target in boot/.

	The recommended approach is to include shortcuts in
	arch/$(ARCH)/Makefile, and use the full path when calling down
	into the arch/$(ARCH)/boot/Makefile.

	Example:
		#arch/i386/Makefile
		boot := arch/i386/boot
		bzImage: vmlinux
			$(Q)$(MAKE) $(build)=$(boot) $(boot)/$@

	"$(Q)$(MAKE) $(build)=<dir>" is the recommended way to invoke
	make in a subdirectory.

R
Randy Dunlap 已提交
1026
	There are no rules for naming architecture-specific targets,
L
Linus Torvalds 已提交
1027
	but executing "make help" will list all relevant targets.
1028
	To support this, $(archhelp) must be defined.
L
Linus Torvalds 已提交
1029 1030 1031 1032 1033

	Example:
		#arch/i386/Makefile
		define archhelp
		  echo  '* bzImage      - Image (arch/$(ARCH)/boot/bzImage)'
1034
		endif
L
Linus Torvalds 已提交
1035 1036 1037 1038

	When make is executed without arguments, the first goal encountered
	will be built. In the top level Makefile the first goal present
	is all:.
1039 1040
	An architecture shall always, per default, build a bootable image.
	In "make help", the default goal is highlighted with a '*'.
L
Linus Torvalds 已提交
1041 1042 1043 1044 1045
	Add a new prerequisite to all: to select a default goal different
	from vmlinux.

	Example:
		#arch/i386/Makefile
1046
		all: bzImage
L
Linus Torvalds 已提交
1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065

	When "make" is executed without arguments, bzImage will be built.

--- 6.5 Building non-kbuild targets

    extra-y

	extra-y specify additional targets created in the current
	directory, in addition to any targets specified by obj-*.

	Listing all targets in extra-y is required for two purposes:
	1) Enable kbuild to check changes in command lines
	   - When $(call if_changed,xxx) is used
	2) kbuild knows what files to delete during "make clean"

	Example:
		#arch/i386/kernel/Makefile
		extra-y := head.o init_task.o

1066
	In this example, extra-y is used to list object files that
L
Linus Torvalds 已提交
1067 1068
	shall be built, but shall not be linked as part of built-in.o.

1069

L
Linus Torvalds 已提交
1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
--- 6.6 Commands useful for building a boot image

	Kbuild provides a few macros that are useful when building a
	boot image.

    if_changed

	if_changed is the infrastructure used for the following commands.

	Usage:
		target: source(s) FORCE
			$(call if_changed,ld/objcopy/gzip)

1083
	When the rule is evaluated, it is checked to see if any files
R
Randy Dunlap 已提交
1084
	need an update, or the command line has changed since the last
L
Linus Torvalds 已提交
1085 1086 1087 1088 1089 1090 1091 1092
	invocation. The latter will force a rebuild if any options
	to the executable have changed.
	Any target that utilises if_changed must be listed in $(targets),
	otherwise the command line check will fail, and the target will
	always be built.
	Assignments to $(targets) are without $(obj)/ prefix.
	if_changed may be used in conjunction with custom commands as
	defined in 6.7 "Custom kbuild commands".
1093

L
Linus Torvalds 已提交
1094
	Note: It is a typical mistake to forget the FORCE prerequisite.
1095 1096 1097 1098 1099
	Another common pitfall is that whitespace is sometimes
	significant; for instance, the below will fail (note the extra space
	after the comma):
		target: source(s) FORCE
	#WRONG!#	$(call if_changed, ld/objcopy/gzip)
L
Linus Torvalds 已提交
1100 1101

    ld
1102
	Link target. Often, LDFLAGS_$@ is used to set specific options to ld.
1103

L
Linus Torvalds 已提交
1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120
    objcopy
	Copy binary. Uses OBJCOPYFLAGS usually specified in
	arch/$(ARCH)/Makefile.
	OBJCOPYFLAGS_$@ may be used to set additional options.

    gzip
	Compress target. Use maximum compression to compress target.

	Example:
		#arch/i386/boot/Makefile
		LDFLAGS_bootsect := -Ttext 0x0 -s --oformat binary
		LDFLAGS_setup    := -Ttext 0x0 -s --oformat binary -e begtext

		targets += setup setup.o bootsect bootsect.o
		$(obj)/setup $(obj)/bootsect: %: %.o FORCE
			$(call if_changed,ld)

1121 1122
	In this example, there are two possible targets, requiring different
	options to the linker. The linker options are specified using the
L
Linus Torvalds 已提交
1123
	LDFLAGS_$@ syntax - one for each potential target.
M
Matt LaPlante 已提交
1124
	$(targets) are assigned all potential targets, by which kbuild knows
L
Linus Torvalds 已提交
1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137
	the targets and will:
		1) check for commandline changes
		2) delete target during make clean

	The ": %: %.o" part of the prerequisite is a shorthand that
	free us from listing the setup.o and bootsect.o files.
	Note: It is a common mistake to forget the "target :=" assignment,
	      resulting in the target file being recompiled for no
	      obvious reason.


--- 6.7 Custom kbuild commands

1138
	When kbuild is executing with KBUILD_VERBOSE=0, then only a shorthand
L
Linus Torvalds 已提交
1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155
	of a command is normally displayed.
	To enable this behaviour for custom commands kbuild requires
	two variables to be set:
	quiet_cmd_<command>	- what shall be echoed
	      cmd_<command>	- the command to execute

	Example:
		#
		quiet_cmd_image = BUILD   $@
		      cmd_image = $(obj)/tools/build $(BUILDFLAGS) \
		                                     $(obj)/vmlinux.bin > $@

		targets += bzImage
		$(obj)/bzImage: $(obj)/vmlinux.bin $(obj)/tools/build FORCE
			$(call if_changed,image)
			@echo 'Kernel: $@ is ready'

1156
	When updating the $(obj)/bzImage target, the line
L
Linus Torvalds 已提交
1157 1158 1159 1160

	BUILD    arch/i386/boot/bzImage

	will be displayed with "make KBUILD_VERBOSE=0".
1161

L
Linus Torvalds 已提交
1162 1163 1164

--- 6.8 Preprocessing linker scripts

1165
	When the vmlinux image is built, the linker script
L
Linus Torvalds 已提交
1166 1167 1168
	arch/$(ARCH)/kernel/vmlinux.lds is used.
	The script is a preprocessed variant of the file vmlinux.lds.S
	located in the same directory.
1169
	kbuild knows .lds files and includes a rule *lds.S -> *lds.
1170

L
Linus Torvalds 已提交
1171 1172 1173
	Example:
		#arch/i386/kernel/Makefile
		always := vmlinux.lds
1174

L
Linus Torvalds 已提交
1175 1176
		#Makefile
		export CPPFLAGS_vmlinux.lds += -P -C -U$(ARCH)
1177 1178

	The assignment to $(always) is used to tell kbuild to build the
1179 1180
	target vmlinux.lds.
	The assignment to $(CPPFLAGS_vmlinux.lds) tells kbuild to use the
L
Linus Torvalds 已提交
1181
	specified options when building the target vmlinux.lds.
1182

1183
	When building the *.lds target, kbuild uses the variables:
1184
	KBUILD_CPPFLAGS	: Set in top-level Makefile
1185
	cppflags-y	: May be set in the kbuild makefile
L
Linus Torvalds 已提交
1186 1187 1188 1189 1190
	CPPFLAGS_$(@F)  : Target specific flags.
	                  Note that the full filename is used in this
	                  assignment.

	The kbuild infrastructure for *lds file are used in several
R
Randy Dunlap 已提交
1191
	architecture-specific files.
L
Linus Torvalds 已提交
1192

1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253
=== 7 Kbuild syntax for exported headers

The kernel include a set of headers that is exported to userspace.
Many headers can be exported as-is but other headers requires  a
minimal pre-processing before they are ready for user-space.
The pre-processing does:
- drop kernel specific annotations
- drop include of compiler.h
- drop all sections that is kernel internat (guarded by ifdef __KERNEL__)

Each relevant directory contain a file name "Kbuild" which specify the
headers to be exported.
See subsequent chapter for the syntax of the Kbuild file.

	--- 7.1 header-y

	header-y specify header files to be exported.

		Example:
			#include/linux/Kbuild
			header-y += usb/
			header-y += aio_abi.h

	The convention is to list one file per line and
	preferably in alphabetic order.

	header-y also specify which subdirectories to visit.
	A subdirectory is identified by a trailing '/' which
	can be seen in the example above for the usb subdirectory.

	Subdirectories are visited before their parent directories.

	--- 7.2 objhdr-y

	objhdr-y specifies generated files to be exported.
	Generated files are special as they need to be looked
	up in another directory when doing 'make O=...' builds.

		Example:
			#include/linux/Kbuild
			objhdr-y += version.h

	--- 7.3 destination-y

	When an architecture have a set of exported headers that needs to be
	exported to a different directory destination-y is used.
	destination-y specify the destination directory for all exported
	headers in the file where it is present.

		Example:
			#arch/xtensa/platforms/s6105/include/platform/Kbuild
			destination-y := include/linux

	In the example above all exported headers in the Kbuild file
	will be located in the directory "include/linux" when exported.


	--- 7.4 unifdef-y (deprecated)

	unifdef-y is deprecated. A direct replacement is header-y.

L
Linus Torvalds 已提交
1254

1255
=== 8 Kbuild Variables
L
Linus Torvalds 已提交
1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295

The top Makefile exports the following variables:

    VERSION, PATCHLEVEL, SUBLEVEL, EXTRAVERSION

	These variables define the current kernel version.  A few arch
	Makefiles actually use these values directly; they should use
	$(KERNELRELEASE) instead.

	$(VERSION), $(PATCHLEVEL), and $(SUBLEVEL) define the basic
	three-part version number, such as "2", "4", and "0".  These three
	values are always numeric.

	$(EXTRAVERSION) defines an even tinier sublevel for pre-patches
	or additional patches.	It is usually some non-numeric string
	such as "-pre4", and is often blank.

    KERNELRELEASE

	$(KERNELRELEASE) is a single string such as "2.4.0-pre4", suitable
	for constructing installation directory names or showing in
	version strings.  Some arch Makefiles use it for this purpose.

    ARCH

	This variable defines the target architecture, such as "i386",
	"arm", or "sparc". Some kbuild Makefiles test $(ARCH) to
	determine which files to compile.

	By default, the top Makefile sets $(ARCH) to be the same as the
	host system architecture.  For a cross build, a user may
	override the value of $(ARCH) on the command line:

	    make ARCH=m68k ...


    INSTALL_PATH

	This variable defines a place for the arch Makefiles to install
	the resident kernel image and System.map file.
R
Randy Dunlap 已提交
1296
	Use this for architecture-specific install targets.
L
Linus Torvalds 已提交
1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308

    INSTALL_MOD_PATH, MODLIB

	$(INSTALL_MOD_PATH) specifies a prefix to $(MODLIB) for module
	installation.  This variable is not defined in the Makefile but
	may be passed in by the user if desired.

	$(MODLIB) specifies the directory for module installation.
	The top Makefile defines $(MODLIB) to
	$(INSTALL_MOD_PATH)/lib/modules/$(KERNELRELEASE).  The user may
	override this value on the command line if desired.

1309 1310 1311 1312 1313 1314 1315 1316
    INSTALL_MOD_STRIP

	If this variable is specified, will cause modules to be stripped
	after they are installed.  If INSTALL_MOD_STRIP is '1', then the
	default option --strip-debug will be used.  Otherwise,
	INSTALL_MOD_STRIP will used as the option(s) to the strip command.


1317
=== 9 Makefile language
L
Linus Torvalds 已提交
1318

1319
The kernel Makefiles are designed to be run with GNU Make.  The Makefiles
L
Linus Torvalds 已提交
1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335
use only the documented features of GNU Make, but they do use many
GNU extensions.

GNU Make supports elementary list-processing functions.  The kernel
Makefiles use a novel style of list building and manipulation with few
"if" statements.

GNU Make has two assignment operators, ":=" and "=".  ":=" performs
immediate evaluation of the right-hand side and stores an actual string
into the left-hand side.  "=" is like a formula definition; it stores the
right-hand side in an unevaluated form and then evaluates this form each
time the left-hand side is used.

There are some cases where "=" is appropriate.  Usually, though, ":="
is the right choice.

1336
=== 10 Credits
L
Linus Torvalds 已提交
1337 1338 1339 1340

Original version made by Michael Elizabeth Chastain, <mailto:mec@shout.net>
Updates by Kai Germaschewski <kai@tp1.ruhr-uni-bochum.de>
Updates by Sam Ravnborg <sam@ravnborg.org>
1341
Language QA by Jan Engelhardt <jengelh@gmx.de>
L
Linus Torvalds 已提交
1342

1343
=== 11 TODO
L
Linus Torvalds 已提交
1344

1345
- Describe how kbuild supports shipped files with _shipped.
L
Linus Torvalds 已提交
1346 1347 1348
- Generating offset header files.
- Add more variables to section 7?

1349 1350