mt9m111.c 29.6 KB
Newer Older
1
/*
2
 * Driver for MT9M111/MT9M112/MT9M131 CMOS Image Sensor from Micron/Aptina
3 4 5 6 7 8 9 10 11 12 13 14 15
 *
 * Copyright (C) 2008, Robert Jarzmik <robert.jarzmik@free.fr>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/videodev2.h>
#include <linux/slab.h>
#include <linux/i2c.h>
#include <linux/log2.h>
#include <linux/gpio.h>
#include <linux/delay.h>
16
#include <linux/v4l2-mediabus.h>
17
#include <linux/module.h>
18

19
#include <media/v4l2-async.h>
20
#include <media/v4l2-clk.h>
21
#include <media/v4l2-common.h>
22
#include <media/v4l2-ctrls.h>
23
#include <media/v4l2-device.h>
24 25

/*
26 27
 * MT9M111, MT9M112 and MT9M131:
 * i2c address is 0x48 or 0x5d (depending on SADDR pin)
28 29
 * The platform has to define struct i2c_board_info objects and link to them
 * from struct soc_camera_host_desc
30 31
 */

32 33 34
/*
 * Sensor core register addresses (0x000..0x0ff)
 */
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
#define MT9M111_CHIP_VERSION		0x000
#define MT9M111_ROW_START		0x001
#define MT9M111_COLUMN_START		0x002
#define MT9M111_WINDOW_HEIGHT		0x003
#define MT9M111_WINDOW_WIDTH		0x004
#define MT9M111_HORIZONTAL_BLANKING_B	0x005
#define MT9M111_VERTICAL_BLANKING_B	0x006
#define MT9M111_HORIZONTAL_BLANKING_A	0x007
#define MT9M111_VERTICAL_BLANKING_A	0x008
#define MT9M111_SHUTTER_WIDTH		0x009
#define MT9M111_ROW_SPEED		0x00a
#define MT9M111_EXTRA_DELAY		0x00b
#define MT9M111_SHUTTER_DELAY		0x00c
#define MT9M111_RESET			0x00d
#define MT9M111_READ_MODE_B		0x020
#define MT9M111_READ_MODE_A		0x021
#define MT9M111_FLASH_CONTROL		0x023
#define MT9M111_GREEN1_GAIN		0x02b
#define MT9M111_BLUE_GAIN		0x02c
#define MT9M111_RED_GAIN		0x02d
#define MT9M111_GREEN2_GAIN		0x02e
#define MT9M111_GLOBAL_GAIN		0x02f
#define MT9M111_CONTEXT_CONTROL		0x0c8
#define MT9M111_PAGE_MAP		0x0f0
#define MT9M111_BYTE_WISE_ADDR		0x0f1

#define MT9M111_RESET_SYNC_CHANGES	(1 << 15)
#define MT9M111_RESET_RESTART_BAD_FRAME	(1 << 9)
#define MT9M111_RESET_SHOW_BAD_FRAMES	(1 << 8)
#define MT9M111_RESET_RESET_SOC		(1 << 5)
#define MT9M111_RESET_OUTPUT_DISABLE	(1 << 4)
#define MT9M111_RESET_CHIP_ENABLE	(1 << 3)
#define MT9M111_RESET_ANALOG_STANDBY	(1 << 2)
#define MT9M111_RESET_RESTART_FRAME	(1 << 1)
#define MT9M111_RESET_RESET_MODE	(1 << 0)

71 72 73 74 75 76
#define MT9M111_RM_FULL_POWER_RD	(0 << 10)
#define MT9M111_RM_LOW_POWER_RD		(1 << 10)
#define MT9M111_RM_COL_SKIP_4X		(1 << 5)
#define MT9M111_RM_ROW_SKIP_4X		(1 << 4)
#define MT9M111_RM_COL_SKIP_2X		(1 << 3)
#define MT9M111_RM_ROW_SKIP_2X		(1 << 2)
77 78 79 80 81 82 83 84 85 86 87 88
#define MT9M111_RMB_MIRROR_COLS		(1 << 1)
#define MT9M111_RMB_MIRROR_ROWS		(1 << 0)
#define MT9M111_CTXT_CTRL_RESTART	(1 << 15)
#define MT9M111_CTXT_CTRL_DEFECTCOR_B	(1 << 12)
#define MT9M111_CTXT_CTRL_RESIZE_B	(1 << 10)
#define MT9M111_CTXT_CTRL_CTRL2_B	(1 << 9)
#define MT9M111_CTXT_CTRL_GAMMA_B	(1 << 8)
#define MT9M111_CTXT_CTRL_XENON_EN	(1 << 7)
#define MT9M111_CTXT_CTRL_READ_MODE_B	(1 << 3)
#define MT9M111_CTXT_CTRL_LED_FLASH_EN	(1 << 2)
#define MT9M111_CTXT_CTRL_VBLANK_SEL_B	(1 << 1)
#define MT9M111_CTXT_CTRL_HBLANK_SEL_B	(1 << 0)
89

90
/*
91
 * Colorpipe register addresses (0x100..0x1ff)
92 93 94
 */
#define MT9M111_OPER_MODE_CTRL		0x106
#define MT9M111_OUTPUT_FORMAT_CTRL	0x108
95
#define MT9M111_TPG_CTRL		0x148
96 97 98 99 100 101 102 103 104 105 106 107 108
#define MT9M111_REDUCER_XZOOM_B		0x1a0
#define MT9M111_REDUCER_XSIZE_B		0x1a1
#define MT9M111_REDUCER_YZOOM_B		0x1a3
#define MT9M111_REDUCER_YSIZE_B		0x1a4
#define MT9M111_REDUCER_XZOOM_A		0x1a6
#define MT9M111_REDUCER_XSIZE_A		0x1a7
#define MT9M111_REDUCER_YZOOM_A		0x1a9
#define MT9M111_REDUCER_YSIZE_A		0x1aa

#define MT9M111_OUTPUT_FORMAT_CTRL2_A	0x13a
#define MT9M111_OUTPUT_FORMAT_CTRL2_B	0x19b

#define MT9M111_OPMODE_AUTOEXPO_EN	(1 << 14)
109
#define MT9M111_OPMODE_AUTOWHITEBAL_EN	(1 << 1)
110 111
#define MT9M111_OUTFMT_FLIP_BAYER_COL	(1 << 9)
#define MT9M111_OUTFMT_FLIP_BAYER_ROW	(1 << 8)
112 113 114 115
#define MT9M111_OUTFMT_PROCESSED_BAYER	(1 << 14)
#define MT9M111_OUTFMT_BYPASS_IFP	(1 << 10)
#define MT9M111_OUTFMT_INV_PIX_CLOCK	(1 << 9)
#define MT9M111_OUTFMT_RGB		(1 << 8)
116 117 118 119 120 121 122 123
#define MT9M111_OUTFMT_RGB565		(0 << 6)
#define MT9M111_OUTFMT_RGB555		(1 << 6)
#define MT9M111_OUTFMT_RGB444x		(2 << 6)
#define MT9M111_OUTFMT_RGBx444		(3 << 6)
#define MT9M111_OUTFMT_TST_RAMP_OFF	(0 << 4)
#define MT9M111_OUTFMT_TST_RAMP_COL	(1 << 4)
#define MT9M111_OUTFMT_TST_RAMP_ROW	(2 << 4)
#define MT9M111_OUTFMT_TST_RAMP_FRAME	(3 << 4)
124 125
#define MT9M111_OUTFMT_SHIFT_3_UP	(1 << 3)
#define MT9M111_OUTFMT_AVG_CHROMA	(1 << 2)
126 127
#define MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN	(1 << 1)
#define MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B	(1 << 0)
128
#define MT9M111_TPG_SEL_MASK		GENMASK(2, 0)
129

130
/*
131
 * Camera control register addresses (0x200..0x2ff not implemented)
132 133
 */

134 135 136 137
#define reg_read(reg) mt9m111_reg_read(client, MT9M111_##reg)
#define reg_write(reg, val) mt9m111_reg_write(client, MT9M111_##reg, (val))
#define reg_set(reg, val) mt9m111_reg_set(client, MT9M111_##reg, (val))
#define reg_clear(reg, val) mt9m111_reg_clear(client, MT9M111_##reg, (val))
138 139
#define reg_mask(reg, val, mask) mt9m111_reg_mask(client, MT9M111_##reg, \
		(val), (mask))
140 141

#define MT9M111_MIN_DARK_ROWS	8
142
#define MT9M111_MIN_DARK_COLS	26
143 144 145
#define MT9M111_MAX_HEIGHT	1024
#define MT9M111_MAX_WIDTH	1280

146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185
struct mt9m111_context {
	u16 read_mode;
	u16 blanking_h;
	u16 blanking_v;
	u16 reducer_xzoom;
	u16 reducer_yzoom;
	u16 reducer_xsize;
	u16 reducer_ysize;
	u16 output_fmt_ctrl2;
	u16 control;
};

static struct mt9m111_context context_a = {
	.read_mode		= MT9M111_READ_MODE_A,
	.blanking_h		= MT9M111_HORIZONTAL_BLANKING_A,
	.blanking_v		= MT9M111_VERTICAL_BLANKING_A,
	.reducer_xzoom		= MT9M111_REDUCER_XZOOM_A,
	.reducer_yzoom		= MT9M111_REDUCER_YZOOM_A,
	.reducer_xsize		= MT9M111_REDUCER_XSIZE_A,
	.reducer_ysize		= MT9M111_REDUCER_YSIZE_A,
	.output_fmt_ctrl2	= MT9M111_OUTPUT_FORMAT_CTRL2_A,
	.control		= MT9M111_CTXT_CTRL_RESTART,
};

static struct mt9m111_context context_b = {
	.read_mode		= MT9M111_READ_MODE_B,
	.blanking_h		= MT9M111_HORIZONTAL_BLANKING_B,
	.blanking_v		= MT9M111_VERTICAL_BLANKING_B,
	.reducer_xzoom		= MT9M111_REDUCER_XZOOM_B,
	.reducer_yzoom		= MT9M111_REDUCER_YZOOM_B,
	.reducer_xsize		= MT9M111_REDUCER_XSIZE_B,
	.reducer_ysize		= MT9M111_REDUCER_YSIZE_B,
	.output_fmt_ctrl2	= MT9M111_OUTPUT_FORMAT_CTRL2_B,
	.control		= MT9M111_CTXT_CTRL_RESTART |
		MT9M111_CTXT_CTRL_DEFECTCOR_B | MT9M111_CTXT_CTRL_RESIZE_B |
		MT9M111_CTXT_CTRL_CTRL2_B | MT9M111_CTXT_CTRL_GAMMA_B |
		MT9M111_CTXT_CTRL_READ_MODE_B | MT9M111_CTXT_CTRL_VBLANK_SEL_B |
		MT9M111_CTXT_CTRL_HBLANK_SEL_B,
};

186 187
/* MT9M111 has only one fixed colorspace per pixelcode */
struct mt9m111_datafmt {
188
	u32	code;
189 190 191 192
	enum v4l2_colorspace		colorspace;
};

static const struct mt9m111_datafmt mt9m111_colour_fmts[] = {
193 194 195 196
	{MEDIA_BUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_YVYU8_2X8, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_VYUY8_2X8, V4L2_COLORSPACE_SRGB},
197 198 199 200 201 202 203 204
	{MEDIA_BUS_FMT_RGB555_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_RGB555_2X8_PADHI_BE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_RGB565_2X8_BE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_BGR565_2X8_LE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_BGR565_2X8_BE, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB},
	{MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
205 206 207
};

struct mt9m111 {
208
	struct v4l2_subdev subdev;
209 210
	struct v4l2_ctrl_handler hdl;
	struct v4l2_ctrl *gain;
211
	struct mt9m111_context *ctx;
212
	struct v4l2_rect rect;	/* cropping rectangle */
213
	struct v4l2_clk *clk;
214 215
	unsigned int width;	/* output */
	unsigned int height;	/* sizes */
216 217
	struct mutex power_lock; /* lock to protect power_count */
	int power_count;
218
	const struct mt9m111_datafmt *fmt;
219
	int lastpage;	/* PageMap cache value */
220 221 222
#ifdef CONFIG_MEDIA_CONTROLLER
	struct media_pad pad;
#endif
223 224
};

225 226
/* Find a data format by a pixel code */
static const struct mt9m111_datafmt *mt9m111_find_datafmt(struct mt9m111 *mt9m111,
227
						u32 code)
228 229 230 231 232 233 234 235 236
{
	int i;
	for (i = 0; i < ARRAY_SIZE(mt9m111_colour_fmts); i++)
		if (mt9m111_colour_fmts[i].code == code)
			return mt9m111_colour_fmts + i;

	return mt9m111->fmt;
}

237 238 239 240 241
static struct mt9m111 *to_mt9m111(const struct i2c_client *client)
{
	return container_of(i2c_get_clientdata(client), struct mt9m111, subdev);
}

242 243 244 245
static int reg_page_map_set(struct i2c_client *client, const u16 reg)
{
	int ret;
	u16 page;
246
	struct mt9m111 *mt9m111 = to_mt9m111(client);
247 248

	page = (reg >> 8);
249
	if (page == mt9m111->lastpage)
250 251 252 253
		return 0;
	if (page > 2)
		return -EINVAL;

254
	ret = i2c_smbus_write_word_swapped(client, MT9M111_PAGE_MAP, page);
255
	if (!ret)
256
		mt9m111->lastpage = page;
257 258 259
	return ret;
}

260
static int mt9m111_reg_read(struct i2c_client *client, const u16 reg)
261 262 263 264 265
{
	int ret;

	ret = reg_page_map_set(client, reg);
	if (!ret)
266
		ret = i2c_smbus_read_word_swapped(client, reg & 0xff);
267

268
	dev_dbg(&client->dev, "read  reg.%03x -> %04x\n", reg, ret);
269 270 271
	return ret;
}

272
static int mt9m111_reg_write(struct i2c_client *client, const u16 reg,
273 274 275 276 277
			     const u16 data)
{
	int ret;

	ret = reg_page_map_set(client, reg);
278
	if (!ret)
279
		ret = i2c_smbus_write_word_swapped(client, reg & 0xff, data);
280
	dev_dbg(&client->dev, "write reg.%03x = %04x -> %d\n", reg, data, ret);
281 282 283
	return ret;
}

284
static int mt9m111_reg_set(struct i2c_client *client, const u16 reg,
285 286 287 288
			   const u16 data)
{
	int ret;

289
	ret = mt9m111_reg_read(client, reg);
290
	if (ret >= 0)
291
		ret = mt9m111_reg_write(client, reg, ret | data);
292 293 294
	return ret;
}

295
static int mt9m111_reg_clear(struct i2c_client *client, const u16 reg,
296 297 298 299
			     const u16 data)
{
	int ret;

300
	ret = mt9m111_reg_read(client, reg);
301 302 303
	if (ret >= 0)
		ret = mt9m111_reg_write(client, reg, ret & ~data);
	return ret;
304 305
}

306 307 308 309 310 311 312 313 314 315 316
static int mt9m111_reg_mask(struct i2c_client *client, const u16 reg,
			    const u16 data, const u16 mask)
{
	int ret;

	ret = mt9m111_reg_read(client, reg);
	if (ret >= 0)
		ret = mt9m111_reg_write(client, reg, (ret & ~mask) | data);
	return ret;
}

317
static int mt9m111_set_context(struct mt9m111 *mt9m111,
318
			       struct mt9m111_context *ctx)
319
{
320
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
321 322 323 324
	return reg_write(CONTEXT_CONTROL, ctx->control);
}

static int mt9m111_setup_rect_ctx(struct mt9m111 *mt9m111,
325 326
			struct mt9m111_context *ctx, struct v4l2_rect *rect,
			unsigned int width, unsigned int height)
327 328
{
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
329
	int ret = mt9m111_reg_write(client, ctx->reducer_xzoom, rect->width);
330
	if (!ret)
331
		ret = mt9m111_reg_write(client, ctx->reducer_yzoom, rect->height);
332
	if (!ret)
333
		ret = mt9m111_reg_write(client, ctx->reducer_xsize, width);
334
	if (!ret)
335
		ret = mt9m111_reg_write(client, ctx->reducer_ysize, height);
336
	return ret;
337 338
}

339
static int mt9m111_setup_geometry(struct mt9m111 *mt9m111, struct v4l2_rect *rect,
340
			int width, int height, u32 code)
341
{
342
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
343
	int ret;
344

345
	ret = reg_write(COLUMN_START, rect->left);
346
	if (!ret)
347
		ret = reg_write(ROW_START, rect->top);
348

349 350 351 352 353
	if (!ret)
		ret = reg_write(WINDOW_WIDTH, rect->width);
	if (!ret)
		ret = reg_write(WINDOW_HEIGHT, rect->height);

354
	if (code != MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) {
355
		/* IFP in use, down-scaling possible */
356
		if (!ret)
357 358
			ret = mt9m111_setup_rect_ctx(mt9m111, &context_b,
						     rect, width, height);
359
		if (!ret)
360 361
			ret = mt9m111_setup_rect_ctx(mt9m111, &context_a,
						     rect, width, height);
362 363
	}

364 365 366 367
	dev_dbg(&client->dev, "%s(%x): %ux%u@%u:%u -> %ux%u = %d\n",
		__func__, code, rect->width, rect->height, rect->left, rect->top,
		width, height, ret);

368 369 370
	return ret;
}

371
static int mt9m111_enable(struct mt9m111 *mt9m111)
372
{
373
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
374
	return reg_write(RESET, MT9M111_RESET_CHIP_ENABLE);
375 376
}

377
static int mt9m111_reset(struct mt9m111 *mt9m111)
378
{
379
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
380 381 382
	int ret;

	ret = reg_set(RESET, MT9M111_RESET_RESET_MODE);
383
	if (!ret)
384
		ret = reg_set(RESET, MT9M111_RESET_RESET_SOC);
385
	if (!ret)
386 387
		ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE
				| MT9M111_RESET_RESET_SOC);
388

389 390 391
	return ret;
}

392 393 394
static int mt9m111_set_selection(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_selection *sel)
395
{
396 397 398
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct mt9m111 *mt9m111 = to_mt9m111(client);
	struct v4l2_rect rect = sel->r;
399
	int width, height;
400
	int ret, align = 0;
401

402 403
	if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE ||
	    sel->target != V4L2_SEL_TGT_CROP)
404 405
		return -EINVAL;

406 407
	if (mt9m111->fmt->code == MEDIA_BUS_FMT_SBGGR8_1X8 ||
	    mt9m111->fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) {
408
		/* Bayer format - even size lengths */
409
		align = 1;
410 411 412 413
		/* Let the user play with the starting pixel */
	}

	/* FIXME: the datasheet doesn't specify minimum sizes */
414 415 416 417 418 419 420 421
	v4l_bound_align_image(&rect.width, 2, MT9M111_MAX_WIDTH, align,
			      &rect.height, 2, MT9M111_MAX_HEIGHT, align, 0);
	rect.left = clamp(rect.left, MT9M111_MIN_DARK_COLS,
			  MT9M111_MIN_DARK_COLS + MT9M111_MAX_WIDTH -
			  (__s32)rect.width);
	rect.top = clamp(rect.top, MT9M111_MIN_DARK_ROWS,
			 MT9M111_MIN_DARK_ROWS + MT9M111_MAX_HEIGHT -
			 (__s32)rect.height);
422

423 424
	width = min(mt9m111->width, rect.width);
	height = min(mt9m111->height, rect.height);
425

426 427
	ret = mt9m111_setup_geometry(mt9m111, &rect, width, height, mt9m111->fmt->code);
	if (!ret) {
428
		mt9m111->rect = rect;
429 430 431 432
		mt9m111->width = width;
		mt9m111->height = height;
	}

433 434 435
	return ret;
}

436 437 438
static int mt9m111_get_selection(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_selection *sel)
439
{
440 441
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct mt9m111 *mt9m111 = to_mt9m111(client);
442

443
	if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE)
444 445
		return -EINVAL;

446 447 448 449 450 451 452 453 454 455 456 457 458 459
	switch (sel->target) {
	case V4L2_SEL_TGT_CROP_BOUNDS:
	case V4L2_SEL_TGT_CROP_DEFAULT:
		sel->r.left = MT9M111_MIN_DARK_COLS;
		sel->r.top = MT9M111_MIN_DARK_ROWS;
		sel->r.width = MT9M111_MAX_WIDTH;
		sel->r.height = MT9M111_MAX_HEIGHT;
		return 0;
	case V4L2_SEL_TGT_CROP:
		sel->r = mt9m111->rect;
		return 0;
	default:
		return -EINVAL;
	}
460 461
}

462 463 464
static int mt9m111_get_fmt(struct v4l2_subdev *sd,
		struct v4l2_subdev_pad_config *cfg,
		struct v4l2_subdev_format *format)
465
{
466
	struct v4l2_mbus_framefmt *mf = &format->format;
467
	struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
468

469 470 471
	if (format->pad)
		return -EINVAL;

472 473
	mf->width	= mt9m111->width;
	mf->height	= mt9m111->height;
474
	mf->code	= mt9m111->fmt->code;
475
	mf->colorspace	= mt9m111->fmt->colorspace;
476
	mf->field	= V4L2_FIELD_NONE;
477 478 479 480

	return 0;
}

481
static int mt9m111_set_pixfmt(struct mt9m111 *mt9m111,
482
			      u32 code)
483
{
484 485 486 487 488 489 490
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
	u16 data_outfmt2, mask_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER |
		MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB |
		MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_RGB555 |
		MT9M111_OUTFMT_RGB444x | MT9M111_OUTFMT_RGBx444 |
		MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
		MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
491
	int ret;
492

493
	switch (code) {
494
	case MEDIA_BUS_FMT_SBGGR8_1X8:
495 496
		data_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER |
			MT9M111_OUTFMT_RGB;
497
		break;
498
	case MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE:
499
		data_outfmt2 = MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB;
500
		break;
501
	case MEDIA_BUS_FMT_RGB555_2X8_PADHI_LE:
502 503 504
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555 |
			MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
		break;
505
	case MEDIA_BUS_FMT_RGB555_2X8_PADHI_BE:
506
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555;
507
		break;
508
	case MEDIA_BUS_FMT_RGB565_2X8_LE:
509 510 511
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
			MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
		break;
512
	case MEDIA_BUS_FMT_RGB565_2X8_BE:
513 514
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565;
		break;
515
	case MEDIA_BUS_FMT_BGR565_2X8_BE:
516 517 518
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
			MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
		break;
519
	case MEDIA_BUS_FMT_BGR565_2X8_LE:
520 521 522
		data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
			MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
			MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
523
		break;
524
	case MEDIA_BUS_FMT_UYVY8_2X8:
525
		data_outfmt2 = 0;
526
		break;
527
	case MEDIA_BUS_FMT_VYUY8_2X8:
528
		data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
529
		break;
530
	case MEDIA_BUS_FMT_YUYV8_2X8:
531
		data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
532
		break;
533
	case MEDIA_BUS_FMT_YVYU8_2X8:
534 535
		data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
			MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
536 537
		break;
	default:
538 539
		dev_err(&client->dev, "Pixel format not handled: %x\n", code);
		return -EINVAL;
540 541
	}

542 543
	ret = mt9m111_reg_mask(client, context_a.output_fmt_ctrl2,
			       data_outfmt2, mask_outfmt2);
544
	if (!ret)
545 546
		ret = mt9m111_reg_mask(client, context_b.output_fmt_ctrl2,
				       data_outfmt2, mask_outfmt2);
547

548 549 550
	return ret;
}

551 552 553
static int mt9m111_set_fmt(struct v4l2_subdev *sd,
		struct v4l2_subdev_pad_config *cfg,
		struct v4l2_subdev_format *format)
554
{
555
	struct v4l2_mbus_framefmt *mf = &format->format;
556
	struct i2c_client *client = v4l2_get_subdevdata(sd);
557
	struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
558
	const struct mt9m111_datafmt *fmt;
559 560
	struct v4l2_rect *rect = &mt9m111->rect;
	bool bayer;
561 562 563 564
	int ret;

	if (format->pad)
		return -EINVAL;
565 566 567

	fmt = mt9m111_find_datafmt(mt9m111, mf->code);

568 569
	bayer = fmt->code == MEDIA_BUS_FMT_SBGGR8_1X8 ||
		fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE;
570 571 572 573 574

	/*
	 * With Bayer format enforce even side lengths, but let the user play
	 * with the starting pixel
	 */
575 576 577 578
	if (bayer) {
		rect->width = ALIGN(rect->width, 2);
		rect->height = ALIGN(rect->height, 2);
	}
579

580
	if (fmt->code == MEDIA_BUS_FMT_SBGGR10_2X8_PADHI_LE) {
581 582 583 584 585 586 587 588 589 590
		/* IFP bypass mode, no scaling */
		mf->width = rect->width;
		mf->height = rect->height;
	} else {
		/* No upscaling */
		if (mf->width > rect->width)
			mf->width = rect->width;
		if (mf->height > rect->height)
			mf->height = rect->height;
	}
591

592 593
	dev_dbg(&client->dev, "%s(): %ux%u, code=%x\n", __func__,
		mf->width, mf->height, fmt->code);
594

595
	mf->code = fmt->code;
596
	mf->colorspace = fmt->colorspace;
597

598 599 600 601
	if (format->which == V4L2_SUBDEV_FORMAT_TRY) {
		cfg->try_fmt = *mf;
		return 0;
	}
602 603 604 605 606 607 608 609 610 611 612 613 614

	ret = mt9m111_setup_geometry(mt9m111, rect, mf->width, mf->height, mf->code);
	if (!ret)
		ret = mt9m111_set_pixfmt(mt9m111, mf->code);
	if (!ret) {
		mt9m111->width	= mf->width;
		mt9m111->height	= mf->height;
		mt9m111->fmt	= fmt;
	}

	return ret;
}

615
#ifdef CONFIG_VIDEO_ADV_DEBUG
616 617
static int mt9m111_g_register(struct v4l2_subdev *sd,
			      struct v4l2_dbg_register *reg)
618
{
619
	struct i2c_client *client = v4l2_get_subdevdata(sd);
620 621
	int val;

622
	if (reg->reg > 0x2ff)
623 624
		return -EINVAL;

625
	val = mt9m111_reg_read(client, reg->reg);
626
	reg->size = 2;
627 628 629 630 631 632 633 634
	reg->val = (u64)val;

	if (reg->val > 0xffff)
		return -EIO;

	return 0;
}

635
static int mt9m111_s_register(struct v4l2_subdev *sd,
636
			      const struct v4l2_dbg_register *reg)
637
{
638
	struct i2c_client *client = v4l2_get_subdevdata(sd);
639

640
	if (reg->reg > 0x2ff)
641 642
		return -EINVAL;

643
	if (mt9m111_reg_write(client, reg->reg, reg->val) < 0)
644 645 646 647 648 649
		return -EIO;

	return 0;
}
#endif

650
static int mt9m111_set_flip(struct mt9m111 *mt9m111, int flip, int mask)
651
{
652
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
653 654
	int ret;

655 656 657 658
	if (flip)
		ret = mt9m111_reg_set(client, mt9m111->ctx->read_mode, mask);
	else
		ret = mt9m111_reg_clear(client, mt9m111->ctx->read_mode, mask);
659 660 661 662

	return ret;
}

663
static int mt9m111_get_global_gain(struct mt9m111 *mt9m111)
664
{
665
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
666
	int data;
667 668 669

	data = reg_read(GLOBAL_GAIN);
	if (data >= 0)
670 671 672
		return (data & 0x2f) * (1 << ((data >> 10) & 1)) *
			(1 << ((data >> 9) & 1));
	return data;
673
}
674

675
static int mt9m111_set_global_gain(struct mt9m111 *mt9m111, int gain)
676
{
677
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
678 679 680 681 682 683 684 685
	u16 val;

	if (gain > 63 * 2 * 2)
		return -EINVAL;

	if ((gain >= 64 * 2) && (gain < 63 * 2 * 2))
		val = (1 << 10) | (1 << 9) | (gain / 4);
	else if ((gain >= 64) && (gain < 64 * 2))
686
		val = (1 << 9) | (gain / 2);
687 688 689 690 691 692
	else
		val = gain;

	return reg_write(GLOBAL_GAIN, val);
}

693
static int mt9m111_set_autoexposure(struct mt9m111 *mt9m111, int val)
694
{
695
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
696

697
	if (val == V4L2_EXPOSURE_AUTO)
698 699
		return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
	return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
700
}
701

702
static int mt9m111_set_autowhitebalance(struct mt9m111 *mt9m111, int on)
703
{
704
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
705 706

	if (on)
707 708
		return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
	return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
709 710
}

711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729
static const char * const mt9m111_test_pattern_menu[] = {
	"Disabled",
	"Vertical monochrome gradient",
	"Flat color type 1",
	"Flat color type 2",
	"Flat color type 3",
	"Flat color type 4",
	"Flat color type 5",
	"Color bar",
};

static int mt9m111_set_test_pattern(struct mt9m111 *mt9m111, int val)
{
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);

	return mt9m111_reg_mask(client, MT9M111_TPG_CTRL, val,
				MT9M111_TPG_SEL_MASK);
}

730
static int mt9m111_s_ctrl(struct v4l2_ctrl *ctrl)
731
{
732 733
	struct mt9m111 *mt9m111 = container_of(ctrl->handler,
					       struct mt9m111, hdl);
734 735 736

	switch (ctrl->id) {
	case V4L2_CID_VFLIP:
737
		return mt9m111_set_flip(mt9m111, ctrl->val,
738 739
					MT9M111_RMB_MIRROR_ROWS);
	case V4L2_CID_HFLIP:
740
		return mt9m111_set_flip(mt9m111, ctrl->val,
741 742
					MT9M111_RMB_MIRROR_COLS);
	case V4L2_CID_GAIN:
743
		return mt9m111_set_global_gain(mt9m111, ctrl->val);
744
	case V4L2_CID_EXPOSURE_AUTO:
745
		return mt9m111_set_autoexposure(mt9m111, ctrl->val);
746
	case V4L2_CID_AUTO_WHITE_BALANCE:
747
		return mt9m111_set_autowhitebalance(mt9m111, ctrl->val);
748 749
	case V4L2_CID_TEST_PATTERN:
		return mt9m111_set_test_pattern(mt9m111, ctrl->val);
750 751
	}

752
	return -EINVAL;
753 754
}

755
static int mt9m111_suspend(struct mt9m111 *mt9m111)
756
{
757 758 759
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
	int ret;

760
	v4l2_ctrl_s_ctrl(mt9m111->gain, mt9m111_get_global_gain(mt9m111));
761

762 763 764 765 766 767 768 769 770
	ret = reg_set(RESET, MT9M111_RESET_RESET_MODE);
	if (!ret)
		ret = reg_set(RESET, MT9M111_RESET_RESET_SOC |
			      MT9M111_RESET_OUTPUT_DISABLE |
			      MT9M111_RESET_ANALOG_STANDBY);
	if (!ret)
		ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE);

	return ret;
771 772
}

773
static void mt9m111_restore_state(struct mt9m111 *mt9m111)
774
{
775
	mt9m111_set_context(mt9m111, mt9m111->ctx);
776
	mt9m111_set_pixfmt(mt9m111, mt9m111->fmt->code);
777 778
	mt9m111_setup_geometry(mt9m111, &mt9m111->rect,
			mt9m111->width, mt9m111->height, mt9m111->fmt->code);
779
	v4l2_ctrl_handler_setup(&mt9m111->hdl);
780 781
}

782
static int mt9m111_resume(struct mt9m111 *mt9m111)
783
{
784 785 786 787 788
	int ret = mt9m111_enable(mt9m111);
	if (!ret)
		ret = mt9m111_reset(mt9m111);
	if (!ret)
		mt9m111_restore_state(mt9m111);
789 790 791 792

	return ret;
}

793
static int mt9m111_init(struct mt9m111 *mt9m111)
794
{
795
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
796 797
	int ret;

798
	ret = mt9m111_enable(mt9m111);
799
	if (!ret)
800
		ret = mt9m111_reset(mt9m111);
801
	if (!ret)
802
		ret = mt9m111_set_context(mt9m111, mt9m111->ctx);
803
	if (ret)
804
		dev_err(&client->dev, "mt9m111 init failed: %d\n", ret);
805
	return ret;
806 807
}

808 809 810 811 812
static int mt9m111_power_on(struct mt9m111 *mt9m111)
{
	struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
	int ret;

813
	ret = v4l2_clk_enable(mt9m111->clk);
814 815 816 817 818 819
	if (ret < 0)
		return ret;

	ret = mt9m111_resume(mt9m111);
	if (ret < 0) {
		dev_err(&client->dev, "Failed to resume the sensor: %d\n", ret);
820
		v4l2_clk_disable(mt9m111->clk);
821 822 823 824 825 826 827 828
	}

	return ret;
}

static void mt9m111_power_off(struct mt9m111 *mt9m111)
{
	mt9m111_suspend(mt9m111);
829
	v4l2_clk_disable(mt9m111->clk);
830 831
}

832 833 834 835 836 837 838 839 840 841 842 843
static int mt9m111_s_power(struct v4l2_subdev *sd, int on)
{
	struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
	int ret = 0;

	mutex_lock(&mt9m111->power_lock);

	/*
	 * If the power count is modified from 0 to != 0 or from != 0 to 0,
	 * update the power state.
	 */
	if (mt9m111->power_count == !on) {
844 845 846 847
		if (on)
			ret = mt9m111_power_on(mt9m111);
		else
			mt9m111_power_off(mt9m111);
848 849
	}

850 851 852 853 854
	if (!ret) {
		/* Update the power count. */
		mt9m111->power_count += on ? 1 : -1;
		WARN_ON(mt9m111->power_count < 0);
	}
855 856 857 858 859

	mutex_unlock(&mt9m111->power_lock);
	return ret;
}

860 861 862 863
static const struct v4l2_ctrl_ops mt9m111_ctrl_ops = {
	.s_ctrl = mt9m111_s_ctrl,
};

864
static const struct v4l2_subdev_core_ops mt9m111_subdev_core_ops = {
865
	.s_power	= mt9m111_s_power,
866 867 868 869 870 871
#ifdef CONFIG_VIDEO_ADV_DEBUG
	.g_register	= mt9m111_g_register,
	.s_register	= mt9m111_s_register,
#endif
};

872 873 874
static int mt9m111_enum_mbus_code(struct v4l2_subdev *sd,
		struct v4l2_subdev_pad_config *cfg,
		struct v4l2_subdev_mbus_code_enum *code)
875
{
876
	if (code->pad || code->index >= ARRAY_SIZE(mt9m111_colour_fmts))
877 878
		return -EINVAL;

879
	code->code = mt9m111_colour_fmts[code->index].code;
880 881 882
	return 0;
}

883 884 885 886 887 888 889 890 891 892 893
static int mt9m111_g_mbus_config(struct v4l2_subdev *sd,
				struct v4l2_mbus_config *cfg)
{
	cfg->flags = V4L2_MBUS_MASTER | V4L2_MBUS_PCLK_SAMPLE_RISING |
		V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_HIGH |
		V4L2_MBUS_DATA_ACTIVE_HIGH;
	cfg->type = V4L2_MBUS_PARALLEL;

	return 0;
}

894
static const struct v4l2_subdev_video_ops mt9m111_subdev_video_ops = {
895
	.g_mbus_config	= mt9m111_g_mbus_config,
896 897
};

898 899
static const struct v4l2_subdev_pad_ops mt9m111_subdev_pad_ops = {
	.enum_mbus_code = mt9m111_enum_mbus_code,
900 901
	.get_selection	= mt9m111_get_selection,
	.set_selection	= mt9m111_set_selection,
902
	.get_fmt	= mt9m111_get_fmt,
903
	.set_fmt	= mt9m111_set_fmt,
904 905
};

906
static const struct v4l2_subdev_ops mt9m111_subdev_ops = {
907 908
	.core	= &mt9m111_subdev_core_ops,
	.video	= &mt9m111_subdev_video_ops,
909
	.pad	= &mt9m111_subdev_pad_ops,
910 911
};

912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954
/*
 * Interface active, can use i2c. If it fails, it can indeed mean, that
 * this wasn't our capture interface, so, we wait for the right one
 */
static int mt9m111_video_probe(struct i2c_client *client)
{
	struct mt9m111 *mt9m111 = to_mt9m111(client);
	s32 data;
	int ret;

	ret = mt9m111_s_power(&mt9m111->subdev, 1);
	if (ret < 0)
		return ret;

	data = reg_read(CHIP_VERSION);

	switch (data) {
	case 0x143a: /* MT9M111 or MT9M131 */
		dev_info(&client->dev,
			"Detected a MT9M111/MT9M131 chip ID %x\n", data);
		break;
	case 0x148c: /* MT9M112 */
		dev_info(&client->dev, "Detected a MT9M112 chip ID %x\n", data);
		break;
	default:
		dev_err(&client->dev,
			"No MT9M111/MT9M112/MT9M131 chip detected register read %x\n",
			data);
		ret = -ENODEV;
		goto done;
	}

	ret = mt9m111_init(mt9m111);
	if (ret)
		goto done;

	ret = v4l2_ctrl_handler_setup(&mt9m111->hdl);

done:
	mt9m111_s_power(&mt9m111->subdev, 0);
	return ret;
}

955 956 957 958 959 960 961 962 963 964 965 966 967
static int mt9m111_probe(struct i2c_client *client,
			 const struct i2c_device_id *did)
{
	struct mt9m111 *mt9m111;
	struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
	int ret;

	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) {
		dev_warn(&adapter->dev,
			 "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n");
		return -EIO;
	}

968
	mt9m111 = devm_kzalloc(&client->dev, sizeof(struct mt9m111), GFP_KERNEL);
969 970 971
	if (!mt9m111)
		return -ENOMEM;

972 973
	mt9m111->clk = v4l2_clk_get(&client->dev, "mclk");
	if (IS_ERR(mt9m111->clk))
974
		return PTR_ERR(mt9m111->clk);
975

976 977 978
	/* Default HIGHPOWER context */
	mt9m111->ctx = &context_b;

979
	v4l2_i2c_subdev_init(&mt9m111->subdev, client, &mt9m111_subdev_ops);
980 981
	mt9m111->subdev.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;

982 983 984 985 986 987 988 989 990 991 992 993
	v4l2_ctrl_handler_init(&mt9m111->hdl, 5);
	v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
			V4L2_CID_VFLIP, 0, 1, 1, 0);
	v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
			V4L2_CID_HFLIP, 0, 1, 1, 0);
	v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
			V4L2_CID_AUTO_WHITE_BALANCE, 0, 1, 1, 1);
	mt9m111->gain = v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
			V4L2_CID_GAIN, 0, 63 * 2 * 2, 1, 32);
	v4l2_ctrl_new_std_menu(&mt9m111->hdl,
			&mt9m111_ctrl_ops, V4L2_CID_EXPOSURE_AUTO, 1, 0,
			V4L2_EXPOSURE_AUTO);
994 995 996 997
	v4l2_ctrl_new_std_menu_items(&mt9m111->hdl,
			&mt9m111_ctrl_ops, V4L2_CID_TEST_PATTERN,
			ARRAY_SIZE(mt9m111_test_pattern_menu) - 1, 0, 0,
			mt9m111_test_pattern_menu);
998
	mt9m111->subdev.ctrl_handler = &mt9m111->hdl;
999 1000 1001 1002
	if (mt9m111->hdl.error) {
		ret = mt9m111->hdl.error;
		goto out_clkput;
	}
1003

1004 1005 1006 1007 1008 1009 1010 1011
#ifdef CONFIG_MEDIA_CONTROLLER
	mt9m111->pad.flags = MEDIA_PAD_FL_SOURCE;
	mt9m111->subdev.entity.function = MEDIA_ENT_F_CAM_SENSOR;
	ret = media_entity_pads_init(&mt9m111->subdev.entity, 1, &mt9m111->pad);
	if (ret < 0)
		goto out_hdlfree;
#endif

1012
	/* Second stage probe - when a capture adapter is there */
1013 1014 1015 1016
	mt9m111->rect.left	= MT9M111_MIN_DARK_COLS;
	mt9m111->rect.top	= MT9M111_MIN_DARK_ROWS;
	mt9m111->rect.width	= MT9M111_MAX_WIDTH;
	mt9m111->rect.height	= MT9M111_MAX_HEIGHT;
1017 1018
	mt9m111->width		= mt9m111->rect.width;
	mt9m111->height		= mt9m111->rect.height;
1019
	mt9m111->fmt		= &mt9m111_colour_fmts[0];
1020
	mt9m111->lastpage	= -1;
1021
	mutex_init(&mt9m111->power_lock);
1022

1023
	ret = mt9m111_video_probe(client);
1024
	if (ret < 0)
1025
		goto out_entityclean;
1026 1027 1028 1029

	mt9m111->subdev.dev = &client->dev;
	ret = v4l2_async_register_subdev(&mt9m111->subdev);
	if (ret < 0)
1030
		goto out_entityclean;
1031 1032 1033

	return 0;

1034 1035 1036
out_entityclean:
#ifdef CONFIG_MEDIA_CONTROLLER
	media_entity_cleanup(&mt9m111->subdev.entity);
1037
out_hdlfree:
1038
#endif
1039 1040 1041
	v4l2_ctrl_handler_free(&mt9m111->hdl);
out_clkput:
	v4l2_clk_put(mt9m111->clk);
1042 1043 1044 1045 1046 1047

	return ret;
}

static int mt9m111_remove(struct i2c_client *client)
{
1048
	struct mt9m111 *mt9m111 = to_mt9m111(client);
1049

1050
	v4l2_async_unregister_subdev(&mt9m111->subdev);
1051
	media_entity_cleanup(&mt9m111->subdev.entity);
1052
	v4l2_clk_put(mt9m111->clk);
1053
	v4l2_ctrl_handler_free(&mt9m111->hdl);
1054 1055 1056

	return 0;
}
1057 1058 1059 1060 1061
static const struct of_device_id mt9m111_of_match[] = {
	{ .compatible = "micron,mt9m111", },
	{},
};
MODULE_DEVICE_TABLE(of, mt9m111_of_match);
1062 1063 1064 1065 1066 1067 1068 1069 1070 1071

static const struct i2c_device_id mt9m111_id[] = {
	{ "mt9m111", 0 },
	{ }
};
MODULE_DEVICE_TABLE(i2c, mt9m111_id);

static struct i2c_driver mt9m111_i2c_driver = {
	.driver = {
		.name = "mt9m111",
1072
		.of_match_table = of_match_ptr(mt9m111_of_match),
1073 1074 1075 1076 1077 1078
	},
	.probe		= mt9m111_probe,
	.remove		= mt9m111_remove,
	.id_table	= mt9m111_id,
};

1079
module_i2c_driver(mt9m111_i2c_driver);
1080

1081
MODULE_DESCRIPTION("Micron/Aptina MT9M111/MT9M112/MT9M131 Camera driver");
1082 1083
MODULE_AUTHOR("Robert Jarzmik");
MODULE_LICENSE("GPL");