radeon_object.c 12.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
/*
 * Copyright 2009 Jerome Glisse.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 */
/*
 * Authors:
 *    Jerome Glisse <glisse@freedesktop.org>
 *    Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
 *    Dave Airlie
 */
#include <linux/list.h>
#include <drm/drmP.h>
#include "radeon_drm.h"
#include "radeon.h"


int radeon_ttm_init(struct radeon_device *rdev);
void radeon_ttm_fini(struct radeon_device *rdev);
40
static void radeon_bo_clear_surface_reg(struct radeon_bo *bo);
41 42 43 44 45 46

/*
 * To exclude mutual BO access we rely on bo_reserve exclusion, as all
 * function are calling it.
 */

47
static void radeon_ttm_bo_destroy(struct ttm_buffer_object *tbo)
48
{
49
	struct radeon_bo *bo;
50

51 52 53 54 55 56
	bo = container_of(tbo, struct radeon_bo, tbo);
	mutex_lock(&bo->rdev->gem.mutex);
	list_del_init(&bo->list);
	mutex_unlock(&bo->rdev->gem.mutex);
	radeon_bo_clear_surface_reg(bo);
	kfree(bo);
57 58
}

59
static inline u32 radeon_ttm_flags_from_domain(u32 domain)
60
{
61
	u32 flags = 0;
62 63

	if (domain & RADEON_GEM_DOMAIN_VRAM) {
64
		flags |= TTM_PL_FLAG_VRAM | TTM_PL_FLAG_WC | TTM_PL_FLAG_UNCACHED;
65 66
	}
	if (domain & RADEON_GEM_DOMAIN_GTT) {
67
		flags |= TTM_PL_FLAG_TT | TTM_PL_MASK_CACHING;
68 69
	}
	if (domain & RADEON_GEM_DOMAIN_CPU) {
70
		flags |= TTM_PL_FLAG_SYSTEM | TTM_PL_MASK_CACHING;
71 72
	}
	if (!flags) {
73
		flags |= TTM_PL_FLAG_SYSTEM | TTM_PL_MASK_CACHING;
74 75 76 77
	}
	return flags;
}

78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain)
{
	u32 c = 0;

	rbo->placement.fpfn = 0;
	rbo->placement.lpfn = 0;
	rbo->placement.placement = rbo->placements;
	rbo->placement.busy_placement = rbo->placements;
	if (domain & RADEON_GEM_DOMAIN_VRAM)
		rbo->placements[c++] = TTM_PL_FLAG_WC | TTM_PL_FLAG_UNCACHED |
					TTM_PL_FLAG_VRAM;
	if (domain & RADEON_GEM_DOMAIN_GTT)
		rbo->placements[c++] = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
	if (domain & RADEON_GEM_DOMAIN_CPU)
		rbo->placements[c++] = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM;
	rbo->placement.num_placement = c;
	rbo->placement.num_busy_placement = c;
}

97 98 99
int radeon_bo_create(struct radeon_device *rdev, struct drm_gem_object *gobj,
			unsigned long size, bool kernel, u32 domain,
			struct radeon_bo **bo_ptr)
100
{
101
	struct radeon_bo *bo;
102
	enum ttm_bo_type type;
103
	u32 flags;
104 105 106 107 108 109 110 111 112 113
	int r;

	if (unlikely(rdev->mman.bdev.dev_mapping == NULL)) {
		rdev->mman.bdev.dev_mapping = rdev->ddev->dev_mapping;
	}
	if (kernel) {
		type = ttm_bo_type_kernel;
	} else {
		type = ttm_bo_type_device;
	}
114 115 116
	*bo_ptr = NULL;
	bo = kzalloc(sizeof(struct radeon_bo), GFP_KERNEL);
	if (bo == NULL)
117
		return -ENOMEM;
118 119 120 121 122 123
	bo->rdev = rdev;
	bo->gobj = gobj;
	bo->surface_reg = -1;
	INIT_LIST_HEAD(&bo->list);

	flags = radeon_ttm_flags_from_domain(domain);
124
	/* Kernel allocation are uninterruptible */
125
	r = ttm_buffer_object_init(&rdev->mman.bdev, &bo->tbo, size, type,
126
					flags, 0, 0, !kernel, NULL, size,
127
					&radeon_ttm_bo_destroy);
128
	if (unlikely(r != 0)) {
129 130 131 132
		if (r != -ERESTARTSYS)
			dev_err(rdev->dev,
				"object_init failed for (%ld, 0x%08X)\n",
				size, flags);
133 134
		return r;
	}
135
	*bo_ptr = bo;
136
	if (gobj) {
137 138 139
		mutex_lock(&bo->rdev->gem.mutex);
		list_add_tail(&bo->list, &rdev->gem.objects);
		mutex_unlock(&bo->rdev->gem.mutex);
140 141 142 143
	}
	return 0;
}

144
int radeon_bo_kmap(struct radeon_bo *bo, void **ptr)
145
{
146
	bool is_iomem;
147 148
	int r;

149
	if (bo->kptr) {
150
		if (ptr) {
151
			*ptr = bo->kptr;
152 153 154
		}
		return 0;
	}
155
	r = ttm_bo_kmap(&bo->tbo, 0, bo->tbo.num_pages, &bo->kmap);
156 157 158
	if (r) {
		return r;
	}
159
	bo->kptr = ttm_kmap_obj_virtual(&bo->kmap, &is_iomem);
160
	if (ptr) {
161
		*ptr = bo->kptr;
162
	}
163
	radeon_bo_check_tiling(bo, 0, 0);
164 165 166
	return 0;
}

167
void radeon_bo_kunmap(struct radeon_bo *bo)
168
{
169
	if (bo->kptr == NULL)
170
		return;
171 172 173
	bo->kptr = NULL;
	radeon_bo_check_tiling(bo, 0, 0);
	ttm_bo_kunmap(&bo->kmap);
174 175
}

176
void radeon_bo_unref(struct radeon_bo **bo)
177
{
178
	struct ttm_buffer_object *tbo;
179

180
	if ((*bo) == NULL)
181
		return;
182 183 184 185
	tbo = &((*bo)->tbo);
	ttm_bo_unref(&tbo);
	if (tbo == NULL)
		*bo = NULL;
186 187
}

188
int radeon_bo_pin(struct radeon_bo *bo, u32 domain, u64 *gpu_addr)
189
{
190
	int r, i;
191

192
	radeon_ttm_placement_from_domain(bo, domain);
193 194 195 196
	if (bo->pin_count) {
		bo->pin_count++;
		if (gpu_addr)
			*gpu_addr = radeon_bo_gpu_offset(bo);
197 198
		return 0;
	}
199 200 201
	radeon_ttm_placement_from_domain(bo, domain);
	for (i = 0; i < bo->placement.num_placement; i++)
		bo->placements[i] |= TTM_PL_FLAG_NO_EVICT;
202
	r = ttm_buffer_object_validate(&bo->tbo, &bo->placement, false, false);
203 204 205 206
	if (likely(r == 0)) {
		bo->pin_count = 1;
		if (gpu_addr != NULL)
			*gpu_addr = radeon_bo_gpu_offset(bo);
207
	}
208
	if (unlikely(r != 0))
209
		dev_err(bo->rdev->dev, "%p pin failed\n", bo);
210 211 212
	return r;
}

213
int radeon_bo_unpin(struct radeon_bo *bo)
214
{
215
	int r, i;
216

217 218 219
	if (!bo->pin_count) {
		dev_warn(bo->rdev->dev, "%p unpin not necessary\n", bo);
		return 0;
220
	}
221 222 223
	bo->pin_count--;
	if (bo->pin_count)
		return 0;
224 225
	for (i = 0; i < bo->placement.num_placement; i++)
		bo->placements[i] &= ~TTM_PL_FLAG_NO_EVICT;
226 227
	r = ttm_buffer_object_validate(&bo->tbo, &bo->placement, false, false);
	if (unlikely(r != 0))
228
		dev_err(bo->rdev->dev, "%p validate failed for unpin\n", bo);
229
	return r;
230 231
}

232
int radeon_bo_evict_vram(struct radeon_device *rdev)
233 234 235 236 237 238 239 240
{
	if (rdev->flags & RADEON_IS_IGP) {
		/* Useless to evict on IGP chips */
		return 0;
	}
	return ttm_bo_evict_mm(&rdev->mman.bdev, TTM_PL_VRAM);
}

241
void radeon_bo_force_delete(struct radeon_device *rdev)
242
{
243
	struct radeon_bo *bo, *n;
244 245 246 247 248
	struct drm_gem_object *gobj;

	if (list_empty(&rdev->gem.objects)) {
		return;
	}
249 250
	dev_err(rdev->dev, "Userspace still has active objects !\n");
	list_for_each_entry_safe(bo, n, &rdev->gem.objects, list) {
251
		mutex_lock(&rdev->ddev->struct_mutex);
252 253 254 255 256 257 258 259
		gobj = bo->gobj;
		dev_err(rdev->dev, "%p %p %lu %lu force free\n",
			gobj, bo, (unsigned long)gobj->size,
			*((unsigned long *)&gobj->refcount));
		mutex_lock(&bo->rdev->gem.mutex);
		list_del_init(&bo->list);
		mutex_unlock(&bo->rdev->gem.mutex);
		radeon_bo_unref(&bo);
260 261 262 263 264 265
		gobj->driver_private = NULL;
		drm_gem_object_unreference(gobj);
		mutex_unlock(&rdev->ddev->struct_mutex);
	}
}

266
int radeon_bo_init(struct radeon_device *rdev)
267
{
268 269 270 271 272 273 274 275
	/* Add an MTRR for the VRAM */
	rdev->mc.vram_mtrr = mtrr_add(rdev->mc.aper_base, rdev->mc.aper_size,
			MTRR_TYPE_WRCOMB, 1);
	DRM_INFO("Detected VRAM RAM=%lluM, BAR=%lluM\n",
		rdev->mc.mc_vram_size >> 20,
		(unsigned long long)rdev->mc.aper_size >> 20);
	DRM_INFO("RAM width %dbits %cDR\n",
			rdev->mc.vram_width, rdev->mc.vram_is_ddr ? 'D' : 'S');
276 277 278
	return radeon_ttm_init(rdev);
}

279
void radeon_bo_fini(struct radeon_device *rdev)
280 281 282 283
{
	radeon_ttm_fini(rdev);
}

284 285
void radeon_bo_list_add_object(struct radeon_bo_list *lobj,
				struct list_head *head)
286 287 288 289 290 291 292 293
{
	if (lobj->wdomain) {
		list_add(&lobj->list, head);
	} else {
		list_add_tail(&lobj->list, head);
	}
}

294
int radeon_bo_list_reserve(struct list_head *head)
295
{
296
	struct radeon_bo_list *lobj;
297 298
	int r;

299
	list_for_each_entry(lobj, head, list){
300 301 302
		r = radeon_bo_reserve(lobj->bo, false);
		if (unlikely(r != 0))
			return r;
303 304 305 306
	}
	return 0;
}

307
void radeon_bo_list_unreserve(struct list_head *head)
308
{
309
	struct radeon_bo_list *lobj;
310

311
	list_for_each_entry(lobj, head, list) {
312 313 314
		/* only unreserve object we successfully reserved */
		if (radeon_bo_is_reserved(lobj->bo))
			radeon_bo_unreserve(lobj->bo);
315 316 317
	}
}

318
int radeon_bo_list_validate(struct list_head *head, void *fence)
319
{
320 321
	struct radeon_bo_list *lobj;
	struct radeon_bo *bo;
322 323 324
	struct radeon_fence *old_fence = NULL;
	int r;

325
	r = radeon_bo_list_reserve(head);
326 327 328
	if (unlikely(r != 0)) {
		return r;
	}
329
	list_for_each_entry(lobj, head, list) {
330 331
		bo = lobj->bo;
		if (!bo->pin_count) {
332
			if (lobj->wdomain) {
333 334
				radeon_ttm_placement_from_domain(bo,
								lobj->wdomain);
335
			} else {
336 337
				radeon_ttm_placement_from_domain(bo,
								lobj->rdomain);
338
			}
339
			r = ttm_buffer_object_validate(&bo->tbo,
340
						&bo->placement,
341
						true, false);
342
			if (unlikely(r))
343 344
				return r;
		}
345 346
		lobj->gpu_offset = radeon_bo_gpu_offset(bo);
		lobj->tiling_flags = bo->tiling_flags;
347
		if (fence) {
348 349 350
			old_fence = (struct radeon_fence *)bo->tbo.sync_obj;
			bo->tbo.sync_obj = radeon_fence_ref(fence);
			bo->tbo.sync_obj_arg = NULL;
351 352 353 354 355 356 357 358
		}
		if (old_fence) {
			radeon_fence_unref(&old_fence);
		}
	}
	return 0;
}

359
void radeon_bo_list_unvalidate(struct list_head *head, void *fence)
360
{
361 362
	struct radeon_bo_list *lobj;
	struct radeon_fence *old_fence;
363

364 365 366 367 368 369 370
	if (fence)
		list_for_each_entry(lobj, head, list) {
			old_fence = to_radeon_fence(lobj->bo->tbo.sync_obj);
			if (old_fence == fence) {
				lobj->bo->tbo.sync_obj = NULL;
				radeon_fence_unref(&old_fence);
			}
371
		}
372
	radeon_bo_list_unreserve(head);
373 374
}

375
int radeon_bo_fbdev_mmap(struct radeon_bo *bo,
376 377
			     struct vm_area_struct *vma)
{
378
	return ttm_fbdev_mmap(vma, &bo->tbo);
379 380
}

381
static int radeon_bo_get_surface_reg(struct radeon_bo *bo)
382
{
383
	struct radeon_device *rdev = bo->rdev;
384
	struct radeon_surface_reg *reg;
385
	struct radeon_bo *old_object;
386 387 388
	int steal;
	int i;

389 390 391
	BUG_ON(!atomic_read(&bo->tbo.reserved));

	if (!bo->tiling_flags)
392 393
		return 0;

394 395 396
	if (bo->surface_reg >= 0) {
		reg = &rdev->surface_regs[bo->surface_reg];
		i = bo->surface_reg;
397 398 399 400 401 402 403
		goto out;
	}

	steal = -1;
	for (i = 0; i < RADEON_GEM_MAX_SURFACES; i++) {

		reg = &rdev->surface_regs[i];
404
		if (!reg->bo)
405 406
			break;

407
		old_object = reg->bo;
408 409 410 411 412 413 414 415 416 417
		if (old_object->pin_count == 0)
			steal = i;
	}

	/* if we are all out */
	if (i == RADEON_GEM_MAX_SURFACES) {
		if (steal == -1)
			return -ENOMEM;
		/* find someone with a surface reg and nuke their BO */
		reg = &rdev->surface_regs[steal];
418
		old_object = reg->bo;
419 420
		/* blow away the mapping */
		DRM_DEBUG("stealing surface reg %d from %p\n", steal, old_object);
421
		ttm_bo_unmap_virtual(&old_object->tbo);
422 423 424 425
		old_object->surface_reg = -1;
		i = steal;
	}

426 427
	bo->surface_reg = i;
	reg->bo = bo;
428 429

out:
430 431 432
	radeon_set_surface_reg(rdev, i, bo->tiling_flags, bo->pitch,
			       bo->tbo.mem.mm_node->start << PAGE_SHIFT,
			       bo->tbo.num_pages << PAGE_SHIFT);
433 434 435
	return 0;
}

436
static void radeon_bo_clear_surface_reg(struct radeon_bo *bo)
437
{
438
	struct radeon_device *rdev = bo->rdev;
439 440
	struct radeon_surface_reg *reg;

441
	if (bo->surface_reg == -1)
442 443
		return;

444 445
	reg = &rdev->surface_regs[bo->surface_reg];
	radeon_clear_surface_reg(rdev, bo->surface_reg);
446

447 448
	reg->bo = NULL;
	bo->surface_reg = -1;
449 450
}

451 452
int radeon_bo_set_tiling_flags(struct radeon_bo *bo,
				uint32_t tiling_flags, uint32_t pitch)
453
{
454 455 456 457 458 459 460 461 462
	int r;

	r = radeon_bo_reserve(bo, false);
	if (unlikely(r != 0))
		return r;
	bo->tiling_flags = tiling_flags;
	bo->pitch = pitch;
	radeon_bo_unreserve(bo);
	return 0;
463 464
}

465 466 467
void radeon_bo_get_tiling_flags(struct radeon_bo *bo,
				uint32_t *tiling_flags,
				uint32_t *pitch)
468
{
469
	BUG_ON(!atomic_read(&bo->tbo.reserved));
470
	if (tiling_flags)
471
		*tiling_flags = bo->tiling_flags;
472
	if (pitch)
473
		*pitch = bo->pitch;
474 475
}

476 477
int radeon_bo_check_tiling(struct radeon_bo *bo, bool has_moved,
				bool force_drop)
478
{
479 480 481
	BUG_ON(!atomic_read(&bo->tbo.reserved));

	if (!(bo->tiling_flags & RADEON_TILING_SURFACE))
482 483 484
		return 0;

	if (force_drop) {
485
		radeon_bo_clear_surface_reg(bo);
486 487 488
		return 0;
	}

489
	if (bo->tbo.mem.mem_type != TTM_PL_VRAM) {
490 491 492
		if (!has_moved)
			return 0;

493 494
		if (bo->surface_reg >= 0)
			radeon_bo_clear_surface_reg(bo);
495 496 497
		return 0;
	}

498
	if ((bo->surface_reg >= 0) && !has_moved)
499 500
		return 0;

501
	return radeon_bo_get_surface_reg(bo);
502 503 504
}

void radeon_bo_move_notify(struct ttm_buffer_object *bo,
505
				struct ttm_mem_reg *mem)
506
{
507 508
	struct radeon_bo *rbo = container_of(bo, struct radeon_bo, tbo);
	radeon_bo_check_tiling(rbo, 0, 1);
509 510 511 512
}

void radeon_bo_fault_reserve_notify(struct ttm_buffer_object *bo)
{
513 514
	struct radeon_bo *rbo = container_of(bo, struct radeon_bo, tbo);
	radeon_bo_check_tiling(rbo, 0, 0);
515
}