omap_hwmod_2420_data.c 4.8 KB
Newer Older
1
/*
2
 * omap_hwmod_2420_data.c - hardware modules present on the OMAP2420 chips
3
 *
4
 * Copyright (C) 2009-2010 Nokia Corporation
5 6 7 8 9 10 11
 * Paul Walmsley
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * XXX handle crossbar/shared link difference for L3?
12
 * XXX these should be marked initdata for multi-OMAP kernels
13
 */
14
#include <plat/omap_hwmod.h>
15
#include <mach/irqs.h>
16 17
#include <plat/cpu.h>
#include <plat/dma.h>
18

19 20
#include "omap_hwmod_common_data.h"

21 22
#include "prm-regbits-24xx.h"

23 24 25 26 27 28 29 30 31
/*
 * OMAP2420 hardware module integration data
 *
 * ALl of the data in this section should be autogeneratable from the
 * TI hardware database or other technical documentation.  Data that
 * is driver-specific or driver-kernel integration-specific belongs
 * elsewhere.
 */

32
static struct omap_hwmod omap2420_mpu_hwmod;
33
static struct omap_hwmod omap2420_iva_hwmod;
34
static struct omap_hwmod omap2420_l3_main_hwmod;
35 36 37
static struct omap_hwmod omap2420_l4_core_hwmod;

/* L3 -> L4_CORE interface */
38 39
static struct omap_hwmod_ocp_if omap2420_l3_main__l4_core = {
	.master	= &omap2420_l3_main_hwmod,
40 41 42 43 44
	.slave	= &omap2420_l4_core_hwmod,
	.user	= OCP_USER_MPU | OCP_USER_SDMA,
};

/* MPU -> L3 interface */
45
static struct omap_hwmod_ocp_if omap2420_mpu__l3_main = {
46
	.master = &omap2420_mpu_hwmod,
47
	.slave	= &omap2420_l3_main_hwmod,
48 49 50 51
	.user	= OCP_USER_MPU,
};

/* Slave interfaces on the L3 interconnect */
52 53
static struct omap_hwmod_ocp_if *omap2420_l3_main_slaves[] = {
	&omap2420_mpu__l3_main,
54 55 56
};

/* Master interfaces on the L3 interconnect */
57 58
static struct omap_hwmod_ocp_if *omap2420_l3_main_masters[] = {
	&omap2420_l3_main__l4_core,
59 60 61
};

/* L3 */
62
static struct omap_hwmod omap2420_l3_main_hwmod = {
63
	.name		= "l3_main",
64
	.class		= &l3_hwmod_class,
65 66 67 68
	.masters	= omap2420_l3_main_masters,
	.masters_cnt	= ARRAY_SIZE(omap2420_l3_main_masters),
	.slaves		= omap2420_l3_main_slaves,
	.slaves_cnt	= ARRAY_SIZE(omap2420_l3_main_slaves),
69 70
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP2420),
	.flags		= HWMOD_NO_IDLEST,
71 72 73 74 75 76 77 78 79 80 81 82 83
};

static struct omap_hwmod omap2420_l4_wkup_hwmod;

/* L4_CORE -> L4_WKUP interface */
static struct omap_hwmod_ocp_if omap2420_l4_core__l4_wkup = {
	.master	= &omap2420_l4_core_hwmod,
	.slave	= &omap2420_l4_wkup_hwmod,
	.user	= OCP_USER_MPU | OCP_USER_SDMA,
};

/* Slave interfaces on the L4_CORE interconnect */
static struct omap_hwmod_ocp_if *omap2420_l4_core_slaves[] = {
84
	&omap2420_l3_main__l4_core,
85 86 87 88 89 90 91 92 93
};

/* Master interfaces on the L4_CORE interconnect */
static struct omap_hwmod_ocp_if *omap2420_l4_core_masters[] = {
	&omap2420_l4_core__l4_wkup,
};

/* L4 CORE */
static struct omap_hwmod omap2420_l4_core_hwmod = {
94
	.name		= "l4_core",
95
	.class		= &l4_hwmod_class,
96 97 98 99
	.masters	= omap2420_l4_core_masters,
	.masters_cnt	= ARRAY_SIZE(omap2420_l4_core_masters),
	.slaves		= omap2420_l4_core_slaves,
	.slaves_cnt	= ARRAY_SIZE(omap2420_l4_core_slaves),
100 101
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP2420),
	.flags		= HWMOD_NO_IDLEST,
102 103 104 105 106 107 108 109 110 111 112 113 114
};

/* Slave interfaces on the L4_WKUP interconnect */
static struct omap_hwmod_ocp_if *omap2420_l4_wkup_slaves[] = {
	&omap2420_l4_core__l4_wkup,
};

/* Master interfaces on the L4_WKUP interconnect */
static struct omap_hwmod_ocp_if *omap2420_l4_wkup_masters[] = {
};

/* L4 WKUP */
static struct omap_hwmod omap2420_l4_wkup_hwmod = {
115
	.name		= "l4_wkup",
116
	.class		= &l4_hwmod_class,
117 118 119 120
	.masters	= omap2420_l4_wkup_masters,
	.masters_cnt	= ARRAY_SIZE(omap2420_l4_wkup_masters),
	.slaves		= omap2420_l4_wkup_slaves,
	.slaves_cnt	= ARRAY_SIZE(omap2420_l4_wkup_slaves),
121 122
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP2420),
	.flags		= HWMOD_NO_IDLEST,
123 124 125 126
};

/* Master interfaces on the MPU device */
static struct omap_hwmod_ocp_if *omap2420_mpu_masters[] = {
127
	&omap2420_mpu__l3_main,
128 129 130 131
};

/* MPU */
static struct omap_hwmod omap2420_mpu_hwmod = {
132
	.name		= "mpu",
133
	.class		= &mpu_hwmod_class,
134
	.main_clk	= "mpu_ck",
135 136 137 138 139
	.masters	= omap2420_mpu_masters,
	.masters_cnt	= ARRAY_SIZE(omap2420_mpu_masters),
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP2420),
};

140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167
/*
 * IVA1 interface data
 */

/* IVA <- L3 interface */
static struct omap_hwmod_ocp_if omap2420_l3__iva = {
	.master		= &omap2420_l3_main_hwmod,
	.slave		= &omap2420_iva_hwmod,
	.clk		= "iva1_ifck",
	.user		= OCP_USER_MPU | OCP_USER_SDMA,
};

static struct omap_hwmod_ocp_if *omap2420_iva_masters[] = {
	&omap2420_l3__iva,
};

/*
 * IVA2 (IVA2)
 */

static struct omap_hwmod omap2420_iva_hwmod = {
	.name		= "iva",
	.class		= &iva_hwmod_class,
	.masters	= omap2420_iva_masters,
	.masters_cnt	= ARRAY_SIZE(omap2420_iva_masters),
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP2420)
};

168
static __initdata struct omap_hwmod *omap2420_hwmods[] = {
169
	&omap2420_l3_main_hwmod,
170 171 172
	&omap2420_l4_core_hwmod,
	&omap2420_l4_wkup_hwmod,
	&omap2420_mpu_hwmod,
173
	&omap2420_iva_hwmod,
174 175 176
	NULL,
};

177 178 179 180
int __init omap2420_hwmod_init(void)
{
	return omap_hwmod_init(omap2420_hwmods);
}
181 182