blackfin.c 14.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/*
 * MUSB OTG controller driver for Blackfin Processors
 *
 * Copyright 2006-2008 Analog Devices Inc.
 *
 * Enter bugs at http://blackfin.uclinux.org/
 *
 * Licensed under the GPL-2 or later.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/init.h>
#include <linux/list.h>
#include <linux/gpio.h>
#include <linux/io.h>
18 19
#include <linux/platform_device.h>
#include <linux/dma-mapping.h>
20
#include <linux/prefetch.h>
21 22 23 24

#include <asm/cacheflush.h>

#include "musb_core.h"
25
#include "musbhsdma.h"
26 27
#include "blackfin.h"

28 29 30 31
struct bfin_glue {
	struct device		*dev;
	struct platform_device	*musb;
};
32
#define glue_to_musb(g)		platform_get_drvdata(g->musb)
33

34 35 36 37 38
/*
 * Load an endpoint's FIFO
 */
void musb_write_fifo(struct musb_hw_ep *hw_ep, u16 len, const u8 *src)
{
F
Felipe Balbi 已提交
39
	struct musb *musb = hw_ep->musb;
40 41
	void __iomem *fifo = hw_ep->fifo;
	void __iomem *epio = hw_ep->regs;
42
	u8 epnum = hw_ep->epnum;
43 44 45 46 47

	prefetch((u8 *)src);

	musb_writew(epio, MUSB_TXCOUNT, len);

48
	dev_dbg(musb->controller, "TX ep%d fifo %p count %d buf %p, epio %p\n",
49 50 51 52
			hw_ep->epnum, fifo, len, src, epio);

	dump_fifo_data(src, len);

53
	if (!ANOMALY_05000380 && epnum != 0) {
54 55 56 57
		u16 dma_reg;

		flush_dcache_range((unsigned long)src,
			(unsigned long)(src + len));
58 59

		/* Setup DMA address register */
60
		dma_reg = (u32)src;
61 62 63
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_ADDR_LOW), dma_reg);
		SSYNC();

64
		dma_reg = (u32)src >> 16;
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_ADDR_HIGH), dma_reg);
		SSYNC();

		/* Setup DMA count register */
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_COUNT_LOW), len);
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_COUNT_HIGH), 0);
		SSYNC();

		/* Enable the DMA */
		dma_reg = (epnum << 4) | DMA_ENA | INT_ENA | DIRECTION;
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_CTRL), dma_reg);
		SSYNC();

		/* Wait for compelete */
		while (!(bfin_read_USB_DMA_INTERRUPT() & (1 << epnum)))
			cpu_relax();

		/* acknowledge dma interrupt */
		bfin_write_USB_DMA_INTERRUPT(1 << epnum);
		SSYNC();

		/* Reset DMA */
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_CTRL), 0);
		SSYNC();
	} else {
		SSYNC();

		if (unlikely((unsigned long)src & 0x01))
93
			outsw_8((unsigned long)fifo, src, (len + 1) >> 1);
94
		else
95
			outsw((unsigned long)fifo, src, (len + 1) >> 1);
96
	}
97 98 99 100 101 102
}
/*
 * Unload an endpoint's FIFO
 */
void musb_read_fifo(struct musb_hw_ep *hw_ep, u16 len, u8 *dst)
{
F
Felipe Balbi 已提交
103
	struct musb *musb = hw_ep->musb;
104 105 106
	void __iomem *fifo = hw_ep->fifo;
	u8 epnum = hw_ep->epnum;

107
	if (ANOMALY_05000467 && epnum != 0) {
108
		u16 dma_reg;
109

110 111
		invalidate_dcache_range((unsigned long)dst,
			(unsigned long)(dst + len));
112 113

		/* Setup DMA address register */
114
		dma_reg = (u32)dst;
115 116 117
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_ADDR_LOW), dma_reg);
		SSYNC();

118
		dma_reg = (u32)dst >> 16;
119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_ADDR_HIGH), dma_reg);
		SSYNC();

		/* Setup DMA count register */
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_COUNT_LOW), len);
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_COUNT_HIGH), 0);
		SSYNC();

		/* Enable the DMA */
		dma_reg = (epnum << 4) | DMA_ENA | INT_ENA;
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_CTRL), dma_reg);
		SSYNC();

		/* Wait for compelete */
		while (!(bfin_read_USB_DMA_INTERRUPT() & (1 << epnum)))
			cpu_relax();

		/* acknowledge dma interrupt */
		bfin_write_USB_DMA_INTERRUPT(1 << epnum);
		SSYNC();

		/* Reset DMA */
		bfin_write16(USB_DMA_REG(epnum, USB_DMAx_CTRL), 0);
		SSYNC();
	} else {
		SSYNC();
		/* Read the last byte of packet with odd size from address fifo + 4
		 * to trigger 1 byte access to EP0 FIFO.
		 */
		if (len == 1)
			*dst = (u8)inw((unsigned long)fifo + 4);
		else {
			if (unlikely((unsigned long)dst & 0x01))
				insw_8((unsigned long)fifo, dst, len >> 1);
			else
				insw((unsigned long)fifo, dst, len >> 1);

			if (len & 0x01)
				*(dst + len - 1) = (u8)inw((unsigned long)fifo + 4);
		}
	}
160
	dev_dbg(musb->controller, "%cX ep%d fifo %p count %d buf %p\n",
161 162
			'R', hw_ep->epnum, fifo, len, dst);

163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184
	dump_fifo_data(dst, len);
}

static irqreturn_t blackfin_interrupt(int irq, void *__hci)
{
	unsigned long	flags;
	irqreturn_t	retval = IRQ_NONE;
	struct musb	*musb = __hci;

	spin_lock_irqsave(&musb->lock, flags);

	musb->int_usb = musb_readb(musb->mregs, MUSB_INTRUSB);
	musb->int_tx = musb_readw(musb->mregs, MUSB_INTRTX);
	musb->int_rx = musb_readw(musb->mregs, MUSB_INTRRX);

	if (musb->int_usb || musb->int_tx || musb->int_rx) {
		musb_writeb(musb->mregs, MUSB_INTRUSB, musb->int_usb);
		musb_writew(musb->mregs, MUSB_INTRTX, musb->int_tx);
		musb_writew(musb->mregs, MUSB_INTRRX, musb->int_rx);
		retval = musb_interrupt(musb);
	}

185
	/* Start sampling ID pin, when plug is removed from MUSB */
186 187 188
	if ((is_otg_enabled(musb) && (musb->xceiv->state == OTG_STATE_B_IDLE
		|| musb->xceiv->state == OTG_STATE_A_WAIT_BCON)) ||
		(musb->int_usb & MUSB_INTR_DISCONNECT && is_host_active(musb))) {
189 190 191 192
		mod_timer(&musb_conn_timer, jiffies + TIMER_DELAY);
		musb->a_wait_bcon = TIMER_DELAY;
	}

193 194
	spin_unlock_irqrestore(&musb->lock, flags);

195
	return retval;
196 197 198 199 200 201 202
}

static void musb_conn_timer_handler(unsigned long _musb)
{
	struct musb *musb = (void *)_musb;
	unsigned long flags;
	u16 val;
203
	static u8 toggle;
204 205

	spin_lock_irqsave(&musb->lock, flags);
206
	switch (musb->xceiv->state) {
207 208 209 210
	case OTG_STATE_A_IDLE:
	case OTG_STATE_A_WAIT_BCON:
		/* Start a new session */
		val = musb_readw(musb->mregs, MUSB_DEVCTL);
211 212
		val &= ~MUSB_DEVCTL_SESSION;
		musb_writew(musb->mregs, MUSB_DEVCTL, val);
213 214
		val |= MUSB_DEVCTL_SESSION;
		musb_writew(musb->mregs, MUSB_DEVCTL, val);
215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237
		/* Check if musb is host or peripheral. */
		val = musb_readw(musb->mregs, MUSB_DEVCTL);

		if (!(val & MUSB_DEVCTL_BDEVICE)) {
			gpio_set_value(musb->config->gpio_vrsel, 1);
			musb->xceiv->state = OTG_STATE_A_WAIT_BCON;
		} else {
			gpio_set_value(musb->config->gpio_vrsel, 0);
			/* Ignore VBUSERROR and SUSPEND IRQ */
			val = musb_readb(musb->mregs, MUSB_INTRUSBE);
			val &= ~MUSB_INTR_VBUSERROR;
			musb_writeb(musb->mregs, MUSB_INTRUSBE, val);

			val = MUSB_INTR_SUSPEND | MUSB_INTR_VBUSERROR;
			musb_writeb(musb->mregs, MUSB_INTRUSB, val);
			if (is_otg_enabled(musb))
				musb->xceiv->state = OTG_STATE_B_IDLE;
			else
				musb_writeb(musb->mregs, MUSB_POWER, MUSB_POWER_HSENAB);
		}
		mod_timer(&musb_conn_timer, jiffies + TIMER_DELAY);
		break;
	case OTG_STATE_B_IDLE:
238

239 240 241 242 243 244 245 246
		if (!is_peripheral_enabled(musb))
			break;
		/* Start a new session.  It seems that MUSB needs taking
		 * some time to recognize the type of the plug inserted?
		 */
		val = musb_readw(musb->mregs, MUSB_DEVCTL);
		val |= MUSB_DEVCTL_SESSION;
		musb_writew(musb->mregs, MUSB_DEVCTL, val);
247
		val = musb_readw(musb->mregs, MUSB_DEVCTL);
248

249 250
		if (!(val & MUSB_DEVCTL_BDEVICE)) {
			gpio_set_value(musb->config->gpio_vrsel, 1);
251
			musb->xceiv->state = OTG_STATE_A_WAIT_BCON;
252 253 254 255 256 257 258 259 260 261 262
		} else {
			gpio_set_value(musb->config->gpio_vrsel, 0);

			/* Ignore VBUSERROR and SUSPEND IRQ */
			val = musb_readb(musb->mregs, MUSB_INTRUSBE);
			val &= ~MUSB_INTR_VBUSERROR;
			musb_writeb(musb->mregs, MUSB_INTRUSBE, val);

			val = MUSB_INTR_SUSPEND | MUSB_INTR_VBUSERROR;
			musb_writeb(musb->mregs, MUSB_INTRUSB, val);

263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281
			/* Toggle the Soft Conn bit, so that we can response to
			 * the inserting of either A-plug or B-plug.
			 */
			if (toggle) {
				val = musb_readb(musb->mregs, MUSB_POWER);
				val &= ~MUSB_POWER_SOFTCONN;
				musb_writeb(musb->mregs, MUSB_POWER, val);
				toggle = 0;
			} else {
				val = musb_readb(musb->mregs, MUSB_POWER);
				val |= MUSB_POWER_SOFTCONN;
				musb_writeb(musb->mregs, MUSB_POWER, val);
				toggle = 1;
			}
			/* The delay time is set to 1/4 second by default,
			 * shortening it, if accelerating A-plug detection
			 * is needed in OTG mode.
			 */
			mod_timer(&musb_conn_timer, jiffies + TIMER_DELAY / 4);
282 283 284
		}
		break;
	default:
285
		dev_dbg(musb->controller, "%s state not handled\n",
286
			otg_state_string(musb->xceiv->state));
287 288 289 290
		break;
	}
	spin_unlock_irqrestore(&musb->lock, flags);

291 292
	dev_dbg(musb->controller, "state is %s\n",
		otg_state_string(musb->xceiv->state));
293 294
}

295
static void bfin_musb_enable(struct musb *musb)
296
{
297
	if (!is_otg_enabled(musb) && is_host_enabled(musb)) {
298 299 300 301 302
		mod_timer(&musb_conn_timer, jiffies + TIMER_DELAY);
		musb->a_wait_bcon = TIMER_DELAY;
	}
}

303
static void bfin_musb_disable(struct musb *musb)
304 305 306
{
}

307
static void bfin_musb_set_vbus(struct musb *musb, int is_on)
308
{
309 310 311 312
	int value = musb->config->gpio_vrsel_active;
	if (!is_on)
		value = !value;
	gpio_set_value(musb->config->gpio_vrsel, value);
313

314
	dev_dbg(musb->controller, "VBUS %s, devctl %02x "
315
		/* otg %3x conf %08x prcm %08x */ "\n",
316
		otg_state_string(musb->xceiv->state),
317 318 319
		musb_readb(musb->mregs, MUSB_DEVCTL));
}

320
static int bfin_musb_set_power(struct usb_phy *x, unsigned mA)
321 322 323 324
{
	return 0;
}

325
static void bfin_musb_try_idle(struct musb *musb, unsigned long timeout)
326
{
327
	if (!is_otg_enabled(musb) && is_host_enabled(musb))
328 329 330
		mod_timer(&musb_conn_timer, jiffies + TIMER_DELAY);
}

331
static int bfin_musb_vbus_status(struct musb *musb)
332 333 334 335
{
	return 0;
}

336
static int bfin_musb_set_mode(struct musb *musb, u8 musb_mode)
337
{
338
	return -EIO;
339 340
}

341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361
static int bfin_musb_adjust_channel_params(struct dma_channel *channel,
				u16 packet_sz, u8 *mode,
				dma_addr_t *dma_addr, u32 *len)
{
	struct musb_dma_channel *musb_channel = channel->private_data;

	/*
	 * Anomaly 05000450 might cause data corruption when using DMA
	 * MODE 1 transmits with short packet.  So to work around this,
	 * we truncate all MODE 1 transfers down to a multiple of the
	 * max packet size, and then do the last short packet transfer
	 * (if there is any) using MODE 0.
	 */
	if (ANOMALY_05000450) {
		if (musb_channel->transmit && *mode == 1)
			*len = *len - (*len % packet_sz);
	}

	return 0;
}

362
static void bfin_musb_reg_init(struct musb *musb)
363
{
364 365 366 367
	if (ANOMALY_05000346) {
		bfin_write_USB_APHY_CALIB(ANOMALY_05000346_value);
		SSYNC();
	}
368

369 370 371 372
	if (ANOMALY_05000347) {
		bfin_write_USB_APHY_CNTRL(0x0);
		SSYNC();
	}
373 374

	/* Configure PLL oscillator register */
375 376
	bfin_write_USB_PLLOSC_CTRL(0x3080 |
			((480/musb->config->clkin) << 1));
377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397
	SSYNC();

	bfin_write_USB_SRP_CLKDIV((get_sclk()/1000) / 32 - 1);
	SSYNC();

	bfin_write_USB_EP_NI0_RXMAXP(64);
	SSYNC();

	bfin_write_USB_EP_NI0_TXMAXP(64);
	SSYNC();

	/* Route INTRUSB/INTR_RX/INTR_TX to USB_INT0*/
	bfin_write_USB_GLOBINTR(0x7);
	SSYNC();

	bfin_write_USB_GLOBAL_CTL(GLOBAL_ENA | EP1_TX_ENA | EP2_TX_ENA |
				EP3_TX_ENA | EP4_TX_ENA | EP5_TX_ENA |
				EP6_TX_ENA | EP7_TX_ENA | EP1_RX_ENA |
				EP2_RX_ENA | EP3_RX_ENA | EP4_RX_ENA |
				EP5_RX_ENA | EP6_RX_ENA | EP7_RX_ENA);
	SSYNC();
398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417
}

static int bfin_musb_init(struct musb *musb)
{

	/*
	 * Rev 1.0 BF549 EZ-KITs require PE7 to be high for both DEVICE
	 * and OTG HOST modes, while rev 1.1 and greater require PE7 to
	 * be low for DEVICE mode and high for HOST mode. We set it high
	 * here because we are in host mode
	 */

	if (gpio_request(musb->config->gpio_vrsel, "USB_VRSEL")) {
		printk(KERN_ERR "Failed ro request USB_VRSEL GPIO_%d\n",
			musb->config->gpio_vrsel);
		return -ENODEV;
	}
	gpio_direction_output(musb->config->gpio_vrsel, 0);

	usb_nop_xceiv_register();
418
	musb->xceiv = usb_get_transceiver();
419 420 421 422 423 424
	if (!musb->xceiv) {
		gpio_free(musb->config->gpio_vrsel);
		return -ENODEV;
	}

	bfin_musb_reg_init(musb);
425 426 427 428 429 430

	if (is_host_enabled(musb)) {
		setup_timer(&musb_conn_timer,
			musb_conn_timer_handler, (unsigned long) musb);
	}
	if (is_peripheral_enabled(musb))
431
		musb->xceiv->set_power = bfin_musb_set_power;
432 433

	musb->isr = blackfin_interrupt;
434
	musb->double_buffer_not_ok = true;
435 436 437 438

	return 0;
}

439
static int bfin_musb_exit(struct musb *musb)
440 441 442
{
	gpio_free(musb->config->gpio_vrsel);

443
	usb_put_transceiver(musb->xceiv);
444
	usb_nop_xceiv_unregister();
445 446
	return 0;
}
447

448
static const struct musb_platform_ops bfin_ops = {
449 450 451 452 453 454 455 456 457 458 459
	.init		= bfin_musb_init,
	.exit		= bfin_musb_exit,

	.enable		= bfin_musb_enable,
	.disable	= bfin_musb_disable,

	.set_mode	= bfin_musb_set_mode,
	.try_idle	= bfin_musb_try_idle,

	.vbus_status	= bfin_musb_vbus_status,
	.set_vbus	= bfin_musb_set_vbus,
460 461

	.adjust_channel_params = bfin_musb_adjust_channel_params,
462
};
463 464 465

static u64 bfin_dmamask = DMA_BIT_MASK(32);

466
static int __devinit bfin_probe(struct platform_device *pdev)
467 468 469
{
	struct musb_hdrc_platform_data	*pdata = pdev->dev.platform_data;
	struct platform_device		*musb;
470
	struct bfin_glue		*glue;
471 472 473

	int				ret = -ENOMEM;

474 475 476 477 478 479
	glue = kzalloc(sizeof(*glue), GFP_KERNEL);
	if (!glue) {
		dev_err(&pdev->dev, "failed to allocate glue context\n");
		goto err0;
	}

480 481 482
	musb = platform_device_alloc("musb-hdrc", -1);
	if (!musb) {
		dev_err(&pdev->dev, "failed to allocate musb device\n");
483
		goto err1;
484 485 486 487 488 489
	}

	musb->dev.parent		= &pdev->dev;
	musb->dev.dma_mask		= &bfin_dmamask;
	musb->dev.coherent_dma_mask	= bfin_dmamask;

490 491 492
	glue->dev			= &pdev->dev;
	glue->musb			= musb;

493 494
	pdata->platform_ops		= &bfin_ops;

495
	platform_set_drvdata(pdev, glue);
496 497 498 499 500

	ret = platform_device_add_resources(musb, pdev->resource,
			pdev->num_resources);
	if (ret) {
		dev_err(&pdev->dev, "failed to add resources\n");
501
		goto err2;
502 503 504 505 506
	}

	ret = platform_device_add_data(musb, pdata, sizeof(*pdata));
	if (ret) {
		dev_err(&pdev->dev, "failed to add platform_data\n");
507
		goto err2;
508 509 510 511 512
	}

	ret = platform_device_add(musb);
	if (ret) {
		dev_err(&pdev->dev, "failed to register musb device\n");
513
		goto err2;
514 515 516 517
	}

	return 0;

518
err2:
519 520
	platform_device_put(musb);

521 522 523
err1:
	kfree(glue);

524 525 526 527
err0:
	return ret;
}

528
static int __devexit bfin_remove(struct platform_device *pdev)
529
{
530
	struct bfin_glue		*glue = platform_get_drvdata(pdev);
531

532 533 534
	platform_device_del(glue->musb);
	platform_device_put(glue->musb);
	kfree(glue);
535 536 537 538

	return 0;
}

539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571
#ifdef CONFIG_PM
static int bfin_suspend(struct device *dev)
{
	struct bfin_glue	*glue = dev_get_drvdata(dev);
	struct musb		*musb = glue_to_musb(glue);

	if (is_host_active(musb))
		/*
		 * During hibernate gpio_vrsel will change from high to low
		 * low which will generate wakeup event resume the system
		 * immediately.  Set it to 0 before hibernate to avoid this
		 * wakeup event.
		 */
		gpio_set_value(musb->config->gpio_vrsel, 0);

	return 0;
}

static int bfin_resume(struct device *dev)
{
	struct bfin_glue	*glue = dev_get_drvdata(dev);
	struct musb		*musb = glue_to_musb(glue);

	bfin_musb_reg_init(musb);

	return 0;
}

static struct dev_pm_ops bfin_pm_ops = {
	.suspend	= bfin_suspend,
	.resume		= bfin_resume,
};

572
#define DEV_PM_OPS	&bfin_pm_ops
573 574 575 576
#else
#define DEV_PM_OPS	NULL
#endif

577
static struct platform_driver bfin_driver = {
578
	.probe		= bfin_probe,
579 580
	.remove		= __exit_p(bfin_remove),
	.driver		= {
581
		.name	= "musb-blackfin",
582
		.pm	= DEV_PM_OPS,
583 584 585 586 587 588 589 590 591
	},
};

MODULE_DESCRIPTION("Blackfin MUSB Glue Layer");
MODULE_AUTHOR("Bryan Wy <cooloney@kernel.org>");
MODULE_LICENSE("GPL v2");

static int __init bfin_init(void)
{
592
	return platform_driver_register(&bfin_driver);
593
}
594
module_init(bfin_init);
595 596 597 598 599 600

static void __exit bfin_exit(void)
{
	platform_driver_unregister(&bfin_driver);
}
module_exit(bfin_exit);