mx25.h 2.1 KB
Newer Older
S
Sascha Hauer 已提交
1 2 3
#ifndef __MACH_MX25_H__
#define __MACH_MX25_H__

4 5
#define MX25_AIPS1_BASE_ADDR		0x43f00000
#define MX25_AIPS1_BASE_ADDR_VIRT	0xfc000000
S
Sascha Hauer 已提交
6
#define MX25_AIPS1_SIZE			SZ_1M
7 8
#define MX25_AIPS2_BASE_ADDR		0x53f00000
#define MX25_AIPS2_BASE_ADDR_VIRT	0xfc200000
S
Sascha Hauer 已提交
9 10
#define MX25_AIPS2_SIZE			SZ_1M
#define MX25_AVIC_BASE_ADDR		0x68000000
11
#define MX25_AVIC_BASE_ADDR_VIRT	0xfc400000
S
Sascha Hauer 已提交
12 13
#define MX25_AVIC_SIZE			SZ_1M

14 15 16
#define MX25_I2C1_BASE_ADDR		(MX25_AIPS1_BASE_ADDR + 0x80000)
#define MX25_I2C3_BASE_ADDR		(MX25_AIPS1_BASE_ADDR + 0x84000)
#define MX25_I2C2_BASE_ADDR		(MX25_AIPS1_BASE_ADDR + 0x98000)
17
#define MX25_CSPI1_BASE_ADDR		(MX25_AIPS1_BASE_ADDR + 0xa4000)
S
Sascha Hauer 已提交
18 19 20 21 22 23 24 25 26 27 28
#define MX25_IOMUXC_BASE_ADDR		(MX25_AIPS1_BASE_ADDR + 0xac000)

#define MX25_CRM_BASE_ADDR		(MX25_AIPS2_BASE_ADDR + 0x80000)
#define MX25_GPT1_BASE_ADDR		(MX25_AIPS2_BASE_ADDR + 0x90000)
#define MX25_WDOG_BASE_ADDR		(MX25_AIPS2_BASE_ADDR + 0xdc000)

#define MX25_GPIO1_BASE_ADDR_VIRT	(MX25_AIPS2_BASE_ADDR_VIRT + 0xcc000)
#define MX25_GPIO2_BASE_ADDR_VIRT	(MX25_AIPS2_BASE_ADDR_VIRT + 0xd0000)
#define MX25_GPIO3_BASE_ADDR_VIRT	(MX25_AIPS2_BASE_ADDR_VIRT + 0xa4000)
#define MX25_GPIO4_BASE_ADDR_VIRT	(MX25_AIPS2_BASE_ADDR_VIRT + 0x9c000)

29 30 31 32
#define MX25_IO_ADDRESS(x) (					\
	IMX_IO_ADDRESS(x, MX25_AIPS1) ?:			\
	IMX_IO_ADDRESS(x, MX25_AIPS2) ?:			\
	IMX_IO_ADDRESS(x, MX25_AVIC))
S
Sascha Hauer 已提交
33

34 35
#define MX25_UART1_BASE_ADDR		0x43f90000
#define MX25_UART2_BASE_ADDR		0x43f94000
S
Sascha Hauer 已提交
36

37 38
#define MX25_CSPI3_BASE_ADDR		0x50004000
#define MX25_CSPI2_BASE_ADDR		0x50010000
39
#define MX25_FEC_BASE_ADDR		0x50038000
B
Baruch Siach 已提交
40
#define MX25_NFC_BASE_ADDR		0xbb000000
41
#define MX25_DRYICE_BASE_ADDR		0x53ffc000
42
#define MX25_LCDC_BASE_ADDR		0x53fbc000
43

44
#define MX25_INT_CSPI3		0
45 46 47
#define MX25_INT_I2C1		3
#define MX25_INT_I2C2		4
#define MX25_INT_I2C3		10
48 49
#define MX25_INT_CSPI2		13
#define MX25_INT_CSPI1		14
50 51 52
#define MX25_INT_DRYICE		25
#define MX25_INT_NANDFC		33
#define MX25_INT_LCDC		39
53
#define MX25_INT_FEC		57
54

55 56 57 58 59
#if defined(IMX_NEEDS_DEPRECATED_SYMBOLS)
#define UART1_BASE_ADDR			MX25_UART1_BASE_ADDR
#define UART2_BASE_ADDR			MX25_UART2_BASE_ADDR
#endif

60
#endif /* ifndef __MACH_MX25_H__ */