Kconfig 14.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
#
# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License version 2 as
# published by the Free Software Foundation.
#

config ARC
	def_bool y
11
	select ARC_TIMERS
V
Vineet Gupta 已提交
12
	select ARCH_HAS_PTE_SPECIAL
13 14
	select ARCH_HAS_SYNC_DMA_FOR_CPU
	select ARCH_HAS_SYNC_DMA_FOR_DEVICE
V
Vladimir Kondratiev 已提交
15
	select ARCH_HAS_SG_CHAIN
16
	select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC
17
	select BUILDTIME_EXTABLE_SORT
18
	select CLONE_BACKWARDS
19
	select COMMON_CLK
20 21
	select DMA_NONCOHERENT_OPS
	select DMA_NONCOHERENT_MMAP
22
	select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC)
23 24 25 26
	select GENERIC_CLOCKEVENTS
	select GENERIC_FIND_FIRST_BIT
	# for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
	select GENERIC_IRQ_SHOW
J
Joao Pinto 已提交
27
	select GENERIC_PCI_IOMAP
28 29
	select GENERIC_PENDING_IRQ if SMP
	select GENERIC_SMP_IDLE_THREAD
M
Mischa Jonker 已提交
30
	select HAVE_ARCH_KGDB
V
Vineet Gupta 已提交
31
	select HAVE_ARCH_TRACEHOOK
V
Vineet Gupta 已提交
32
	select HAVE_DEBUG_STACKOVERFLOW
V
Vineet Gupta 已提交
33
	select HAVE_FUTEX_CMPXCHG if FUTEX
V
Vineet Gupta 已提交
34
	select HAVE_GENERIC_DMA_COHERENT
35
	select HAVE_IOREMAP_PROT
V
Vineet Gupta 已提交
36 37
	select HAVE_KERNEL_GZIP
	select HAVE_KERNEL_LZMA
V
Vineet Gupta 已提交
38 39
	select HAVE_KPROBES
	select HAVE_KRETPROBES
40
	select HAVE_MEMBLOCK
41
	select HAVE_MOD_ARCH_SPECIFIC
V
Vineet Gupta 已提交
42
	select HAVE_OPROFILE
43
	select HAVE_PERF_EVENTS
44
	select HANDLE_DOMAIN_IRQ
V
Vineet Gupta 已提交
45
	select IRQ_DOMAIN
46
	select MODULES_USE_ELF_RELA
47
	select NO_BOOTMEM
V
Vineet Gupta 已提交
48 49
	select OF
	select OF_EARLY_FLATTREE
50
	select OF_RESERVED_MEM
51
	select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING
52

53 54 55
config ARCH_HAS_CACHE_LINE_SIZE
	def_bool y

J
Joao Pinto 已提交
56 57 58
config MIGHT_HAVE_PCI
	bool

59 60 61 62 63 64
config TRACE_IRQFLAGS_SUPPORT
	def_bool y

config LOCKDEP_SUPPORT
	def_bool y

65 66 67 68 69 70 71 72 73
config SCHED_OMIT_FRAME_POINTER
	def_bool y

config GENERIC_CSUM
	def_bool y

config RWSEM_GENERIC_SPINLOCK
	def_bool y

74
config ARCH_DISCONTIGMEM_ENABLE
75
	def_bool n
76

77 78 79 80 81 82
config ARCH_FLATMEM_ENABLE
	def_bool y

config MMU
	def_bool y

83
config NO_IOPORT_MAP
84 85 86 87 88 89 90 91
	def_bool y

config GENERIC_CALIBRATE_DELAY
	def_bool y

config GENERIC_HWEIGHT
	def_bool y

92 93 94 95
config STACKTRACE_SUPPORT
	def_bool y
	select STACKTRACE

V
Vineet Gupta 已提交
96 97 98 99
config HAVE_ARCH_TRANSPARENT_HUGEPAGE
	def_bool y
	depends on ARC_MMU_V4

100 101
menu "ARC Architecture Configuration"

102
menu "ARC Platform/SoC/Board"
103

104
source "arch/arc/plat-tb10x/Kconfig"
105
source "arch/arc/plat-axs10x/Kconfig"
106
#New platform adds here
107
source "arch/arc/plat-eznps/Kconfig"
108
source "arch/arc/plat-hsdk/Kconfig"
109

110
endmenu
111

112 113 114 115 116 117
choice
	prompt "ARC Instruction Set"
	default ISA_ARCOMPACT

config ISA_ARCOMPACT
	bool "ARCompact ISA"
118
	select CPU_NO_EFFICIENT_FFS
119 120 121
	help
	  The original ARC ISA of ARC600/700 cores

122 123
config ISA_ARCV2
	bool "ARC ISA v2"
124
	select ARC_TIMERS_64BIT
125 126
	help
	  ISA for the Next Generation ARC-HS cores
127 128 129

endchoice

130 131 132 133
menu "ARC CPU Configuration"

choice
	prompt "ARC Core"
134 135 136 137
	default ARC_CPU_770 if ISA_ARCOMPACT
	default ARC_CPU_HS if ISA_ARCV2

if ISA_ARCOMPACT
138 139 140

config ARC_CPU_750D
	bool "ARC750D"
141
	select ARC_CANT_LLSC
142 143 144 145 146
	help
	  Support for ARC750 core

config ARC_CPU_770
	bool "ARC770"
147
	select ARC_HAS_SWAPE
148 149 150 151 152 153 154 155
	help
	  Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
	  This core has a bunch of cool new features:
	  -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
                   Shared Address Spaces (for sharing TLB entires in MMU)
	  -Caches: New Prog Model, Region Flush
	  -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr

156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
endif	#ISA_ARCOMPACT

config ARC_CPU_HS
	bool "ARC-HS"
	depends on ISA_ARCV2
	help
	  Support for ARC HS38x Cores based on ARCv2 ISA
	  The notable features are:
	    - SMP configurations of upto 4 core with coherency
	    - Optional L2 Cache and IO-Coherency
	    - Revised Interrupt Architecture (multiple priorites, reg banks,
	        auto stack switch, auto regfile save/restore)
	    - MMUv4 (PIPT dcache, Huge Pages)
	    - Instructions for
		* 64bit load/store: LDD, STD
		* Hardware assisted divide/remainder: DIV, REM
		* Function prologue/epilogue: ENTER_S, LEAVE_S
		* IRQ enable/disable: CLRI, SETI
		* pop count: FFS, FLS
		* SETcc, BMSKN, XBFU...

177 178 179 180 181 182 183 184
endchoice

config CPU_BIG_ENDIAN
	bool "Enable Big Endian Mode"
	default n
	help
	  Build kernel for Big Endian Mode of ARC CPU

V
Vineet Gupta 已提交
185
config SMP
186
	bool "Symmetric Multi-Processing"
V
Vineet Gupta 已提交
187
	default n
188
	select ARC_MCIP if ISA_ARCV2
V
Vineet Gupta 已提交
189
	help
190
	  This enables support for systems with more than one CPU.
V
Vineet Gupta 已提交
191 192 193 194

if SMP

config NR_CPUS
N
Noam Camus 已提交
195 196
	int "Maximum number of CPUs (2-4096)"
	range 2 4096
197 198
	default "4"

199 200 201 202 203 204 205 206 207 208
config ARC_SMP_HALT_ON_RESET
	bool "Enable Halt-on-reset boot mode"
	default y if ARC_UBOOT_SUPPORT
	help
	  In SMP configuration cores can be configured as Halt-on-reset
	  or they could all start at same time. For Halt-on-reset, non
	  masters are parked until Master kicks them so they can start of
	  at designated entry point. For other case, all jump to common
	  entry point and spin wait for Master's signal.

209
endif	#SMP
V
Vineet Gupta 已提交
210

211 212 213 214 215 216 217 218 219
config ARC_MCIP
	bool "ARConnect Multicore IP (MCIP) Support "
	depends on ISA_ARCV2
	default y if SMP
	help
	  This IP block enables SMP in ARC-HS38 cores.
	  It provides for cross-core interrupts, multi-core debug
	  hardware semaphores, shared memory,....

220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
menuconfig ARC_CACHE
	bool "Enable Cache Support"
	default y

if ARC_CACHE

config ARC_CACHE_LINE_SHIFT
	int "Cache Line Length (as power of 2)"
	range 5 7
	default "6"
	help
	  Starting with ARC700 4.9, Cache line length is configurable,
	  This option specifies "N", with Line-len = 2 power N
	  So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
	  Linux only supports same line lengths for I and D caches.

config ARC_HAS_ICACHE
	bool "Use Instruction Cache"
	default y

config ARC_HAS_DCACHE
	bool "Use Data Cache"
	default y

config ARC_CACHE_PAGES
	bool "Per Page Cache Control"
	default y
	depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
	help
	  This can be used to over-ride the global I/D Cache Enable on a
	  per-page basis (but only for pages accessed via MMU such as
	  Kernel Virtual address or User Virtual Address)
	  TLB entries have a per-page Cache Enable Bit.
	  Note that Global I/D ENABLE + Per Page DISABLE works but corollary
	  Global DISABLE + Per Page ENABLE won't work

256 257
config ARC_CACHE_VIPT_ALIASING
	bool "Support VIPT Aliasing D$"
258
	depends on ARC_HAS_DCACHE && ISA_ARCOMPACT
259 260
	default n

261 262
endif	#ARC_CACHE

263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289
config ARC_HAS_ICCM
	bool "Use ICCM"
	help
	  Single Cycle RAMS to store Fast Path Code
	default n

config ARC_ICCM_SZ
	int "ICCM Size in KB"
	default "64"
	depends on ARC_HAS_ICCM

config ARC_HAS_DCCM
	bool "Use DCCM"
	help
	  Single Cycle RAMS to store Fast Path Data
	default n

config ARC_DCCM_SZ
	int "DCCM Size in KB"
	default "64"
	depends on ARC_HAS_DCCM

config ARC_DCCM_BASE
	hex "DCCM map address"
	default "0xA0000000"
	depends on ARC_HAS_DCCM

290
choice
291
	prompt "MMU Version"
292 293
	default ARC_MMU_V3 if ARC_CPU_770
	default ARC_MMU_V2 if ARC_CPU_750D
294
	default ARC_MMU_V4 if ARC_CPU_HS
295

296 297
if ISA_ARCOMPACT

298 299 300 301 302 303 304 305
config ARC_MMU_V1
	bool "MMU v1"
	help
	  Orig ARC700 MMU

config ARC_MMU_V2
	bool "MMU v2"
	help
M
Masanari Iida 已提交
306
	  Fixed the deficiency of v1 - possible thrashing in memcpy scenario
307 308 309 310 311 312 313 314 315 316
	  when 2 D-TLB and 1 I-TLB entries index into same 2way set.

config ARC_MMU_V3
	bool "MMU v3"
	depends on ARC_CPU_770
	help
	  Introduced with ARC700 4.10: New Features
	  Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
	  Shared Address Spaces (SASID)

317 318
endif

319 320 321 322
config ARC_MMU_V4
	bool "MMU v4"
	depends on ISA_ARCV2

323 324 325 326 327 328 329 330 331 332 333 334 335 336
endchoice


choice
	prompt "MMU Page Size"
	default ARC_PAGE_SIZE_8K

config ARC_PAGE_SIZE_8K
	bool "8KB"
	help
	  Choose between 8k vs 16k

config ARC_PAGE_SIZE_16K
	bool "16KB"
337
	depends on ARC_MMU_V3 || ARC_MMU_V4
338 339 340

config ARC_PAGE_SIZE_4K
	bool "4KB"
341
	depends on ARC_MMU_V3 || ARC_MMU_V4
342 343 344

endchoice

345 346 347 348 349 350 351 352 353 354 355 356 357
choice
	prompt "MMU Super Page Size"
	depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE
	default ARC_HUGEPAGE_2M

config ARC_HUGEPAGE_2M
	bool "2MB"

config ARC_HUGEPAGE_16M
	bool "16MB"

endchoice

358 359
config NODES_SHIFT
	int "Maximum NUMA Nodes (as a power of 2)"
360 361
	default "0" if !DISCONTIGMEM
	default "1" if DISCONTIGMEM
362 363 364 365 366
	depends on NEED_MULTIPLE_NODES
	---help---
	  Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory
	  zones.

367 368
if ISA_ARCOMPACT

369
config ARC_COMPACT_IRQ_LEVELS
370
	bool "Setup Timer IRQ as high Priority"
371
	default n
V
Vineet Gupta 已提交
372
	# if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy
373
	depends on !SMP
374

375 376 377 378
config ARC_FPU_SAVE_RESTORE
	bool "Enable FPU state persistence across context switch"
	default n
	help
M
Masanari Iida 已提交
379
	  Double Precision Floating Point unit had dedicated regs which
380 381 382 383 384 385
	  need to be saved/restored across context-switch.
	  Note that ARC FPU is overly simplistic, unlike say x86, which has
	  hardware pieces to allow software to conditionally save/restore,
	  based on actual usage of FPU by a task. Thus our implemn does
	  this for all tasks in system.

386 387
endif	#ISA_ARCOMPACT

388 389 390
config ARC_CANT_LLSC
	def_bool n

391 392 393
config ARC_HAS_LLSC
	bool "Insn: LLOCK/SCOND (efficient atomic ops)"
	default y
394
	depends on !ARC_CANT_LLSC
395 396 397 398 399

config ARC_HAS_SWAPE
	bool "Insn: SWAPE (endian-swap)"
	default y

400 401 402 403 404 405 406 407 408 409
if ISA_ARCV2

config ARC_HAS_LL64
	bool "Insn: 64bit LDD/STD"
	help
	  Enable gcc to generate 64-bit load/store instructions
	  ISA mandates even/odd registers to allow encoding of two
	  dest operands with 2 possible source operands.
	default y

410 411 412 413
config ARC_HAS_DIV_REM
	bool "Insn: div, divu, rem, remu"
	default y

414 415
config ARC_HAS_ACCL_REGS
	bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)"
416
	default y
417 418 419 420 421
	help
	  Depending on the configuration, CPU can contain accumulator reg-pair
	  (also referred to as r58:r59). These can also be used by gcc as GPR so
	  kernel needs to save/restore per process

422 423
endif	# ISA_ARCV2

424 425 426
endmenu   # "ARC CPU Configuration"

config LINUX_LINK_BASE
427
	hex "Kernel link address"
428 429 430 431 432 433 434 435 436 437
	default "0x80000000"
	help
	  ARC700 divides the 32 bit phy address space into two equal halves
	  -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
	  -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
	  Typically Linux kernel is linked at the start of untransalted addr,
	  hence the default value of 0x8zs.
	  However some customers have peripherals mapped at this addr, so
	  Linux needs to be scooted a bit.
	  If you don't know what the above means, leave this setting alone.
438
	  This needs to match memory start address specified in Device Tree
439

440 441 442 443 444 445 446 447
config LINUX_RAM_BASE
	hex "RAM base address"
	default LINUX_LINK_BASE
	help
	  By default Linux is linked at base of RAM. However in some special
	  cases (such as HSDK), Linux can't be linked at start of DDR, hence
	  this option.

448 449
config HIGHMEM
	bool "High Memory Support"
450
	select ARCH_DISCONTIGMEM_ENABLE
451 452 453 454 455
	help
	  With ARC 2G:2G address split, only upper 2G is directly addressable by
	  kernel. Enable this to potentially allow access to rest of 2G and PAE
	  in future

V
Vineet Gupta 已提交
456 457 458 459
config ARC_HAS_PAE40
	bool "Support for the 40-bit Physical Address Extension"
	default n
	depends on ISA_ARCV2
460
	select HIGHMEM
461
	select PHYS_ADDR_T_64BIT
V
Vineet Gupta 已提交
462 463 464 465
	help
	  Enable access to physical memory beyond 4G, only supported on
	  ARC cores with 40 bit Physical Addressing support

N
Noam Camus 已提交
466
config ARC_KVADDR_SIZE
M
Masanari Iida 已提交
467
	int "Kernel Virtual Address Space size (MB)"
N
Noam Camus 已提交
468 469 470 471 472 473 474 475 476
	range 0 512
	default "256"
	help
	  The kernel address space is carved out of 256MB of translated address
	  space for catering to vmalloc, modules, pkmap, fixmap. This however may
	  not suffice vmalloc requirements of a 4K CPU EZChip system. So allow
	  this to be stretched to 512 MB (by extending into the reserved
	  kernel-user gutter)

477 478 479 480 481 482 483
config ARC_CURR_IN_REG
	bool "Dedicate Register r25 for current_task pointer"
	default y
	help
	  This reserved Register R25 to point to Current Task in
	  kernel mode. This saves memory access for each such access

V
Vineet Gupta 已提交
484

485
config ARC_EMUL_UNALIGNED
V
Vineet Gupta 已提交
486 487 488
	bool "Emulate unaligned memory access (userspace only)"
	select SYSCTL_ARCH_UNALIGN_NO_WARN
	select SYSCTL_ARCH_UNALIGN_ALLOW
489
	depends on ISA_ARCOMPACT
V
Vineet Gupta 已提交
490 491 492 493 494
	help
	  This enables misaligned 16 & 32 bit memory access from user space.
	  Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide
	  potential bugs in code

495 496 497 498
config HZ
	int "Timer Frequency"
	default 100

499 500 501 502 503 504 505 506 507
config ARC_METAWARE_HLINK
	bool "Support for Metaware debugger assisted Host access"
	default n
	help
	  This options allows a Linux userland apps to directly access
	  host file system (open/creat/read/write etc) with help from
	  Metaware Debugger. This can come in handy for Linux-host communication
	  when there is no real usable peripheral such as EMAC.

508 509 510 511
menuconfig ARC_DBG
	bool "ARC debugging"
	default y

512 513
if ARC_DBG

514 515 516 517 518 519 520 521 522 523 524 525 526
config ARC_DW2_UNWIND
	bool "Enable DWARF specific kernel stack unwind"
	default y
	select KALLSYMS
	help
	  Compiles the kernel with DWARF unwind information and can be used
	  to get stack backtraces.

	  If you say Y here the resulting kernel image will be slightly larger
	  but not slower, and it will give very useful debugging information.
	  If you don't debug the kernel, you can say N, but we may not be able
	  to solve problems without frame unwind information

527 528 529 530
config ARC_DBG_TLB_PARANOIA
	bool "Paranoia Checks in Low Level TLB Handlers"
	default n

531 532
endif

V
Vineet Gupta 已提交
533 534 535 536 537 538 539 540 541 542 543 544
config ARC_UBOOT_SUPPORT
	bool "Support uboot arg Handling"
	default n
	help
	  ARC Linux by default checks for uboot provided args as pointers to
	  external cmdline or DTB. This however breaks in absence of uboot,
	  when booting from Metaware debugger directly, as the registers are
	  not zeroed out on reset by mdb and/or ARCv2 based cores. The bogus
	  registers look like uboot args to kernel which then chokes.
	  So only enable the uboot arg checking/processing if users are sure
	  of uboot being in play.

V
Vineet Gupta 已提交
545 546 547 548 549 550
config ARC_BUILTIN_DTB_NAME
	string "Built in DTB"
	help
	  Set the name of the DTB to embed in the vmlinux binary
	  Leaving it blank selects the minimal "skeleton" dtb

551 552
endmenu	 # "ARC Architecture Configuration"

553 554 555 556 557
config FORCE_MAX_ZONEORDER
	int "Maximum zone order"
	default "12" if ARC_HUGEPAGE_16M
	default "11"

J
Joao Pinto 已提交
558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577
menu "Bus Support"

config PCI
	bool "PCI support" if MIGHT_HAVE_PCI
	help
	  PCI is the name of a bus system, i.e., the way the CPU talks to
	  the other stuff inside your box.  Find out if your board/platform
	  has PCI.

	  Note: PCIe support for Synopsys Device will be available only
	  when HAPS DX is configured with PCIe RC bitmap. If you have PCI,
	  say Y, otherwise N.

config PCI_SYSCALL
	def_bool PCI

source "drivers/pci/Kconfig"

endmenu

A
Alexey Brodkin 已提交
578
source "kernel/power/Kconfig"